Test and debug strategy for TSMC CoWoS® stacking process‐based heterogeneous 3D‐IC: a silicon study

Sandeep K. Goel, Saman Adham, Min-Jer Wang, Frank Lee, Vivek Chickermane, Brion L. Keller, Thomas Valind, Erik Jan Marinissen

Onderzoeksoutput: Hoofdstuk in Boek/Rapport/CongresprocedureHoofdstukAcademicpeer review

Samenvatting

TSMC has developed the Chip‐on‐Wafer‐on‐Substrate (CoWoS®) process as a design paradigm to assemble silicon interposer‐based 3D‐ICs. To reach quality requirements for volume production, several test challenges related to 3D‐ICs need to be addressed. This chapter describes the test and diagnosis solutions for the challenges that were faced in designing a CoWoS® process‐based heterogeneous memory‐on‐logic and logic‐on‐logic 3D‐IC. The objective of this design was to find the stacking process weaknesses in creating a stacked die system consisting of multiple dies in different technologies (logic and memory). It is also used to demonstrate the strength of the stacking capability when dies to be stacked are sourced from different vendors. The design contains three dies: system‐on‐chip die (logic), DRAM die (logic), and JEDEC WideIO DRAM die (memory). The chapter demonstrates how the design‐for‐diagnosis features implemented on the logic die were used to isolate interconnect testing failures.
Originele taal-2Engels
TitelHandbook of 3D integration
Subtitelvolume 4: design, test, and thermal management
RedacteurenP.D. Franzon, E.J. Marinissen, M.S. Bakir
Plaats van productieWeinheim
UitgeverijWiley-VCH Verlag
Hoofdstuk15
Pagina's325-346
Aantal pagina's22
ISBN van geprinte versie978-3-527-33855-9
DOI's
StatusGepubliceerd - 8 feb 2019

Vingerafdruk Duik in de onderzoeksthema's van 'Test and debug strategy for TSMC CoWoS® stacking process‐based heterogeneous 3D‐IC: a silicon study'. Samen vormen ze een unieke vingerafdruk.

Citeer dit