System level receiver design for minimum sensitivity to process variations

P. Sakian Dezfuli, R. Mahmoudi, A.H.M. Roermund, van

Onderzoeksoutput: Bijdrage aan tijdschriftTijdschriftartikelAcademicpeer review

1 Citaat (Scopus)


A system-level design methodology is proposed to reduce the sensitivity of an integrated zero-IF receiver, including the analog-to-digital converter, to performance variations of its components due to process spreading. Describing each stage of the receiver by three parameters of voltage gain, noise, and nonlinearity, whose variations represent all lower-level sources of variability, the sensitivity of the overall performance to the variations of these parameters is calculated. Three design approaches are proposed, analyzed, and compared for reducing these sensitivities. Statistical and corner simulations are performed to con¿rm the validity of the proposed guidelines showing signi¿cant improvement in the yield of the designs.
Originele taal-2Engels
Pagina's (van-tot)2296-2307
Aantal pagina's12
TijdschriftIEEE Transactions on Circuits and Systems I: Regular Papers
Nummer van het tijdschrift10
StatusGepubliceerd - 2011


Duik in de onderzoeksthema's van 'System level receiver design for minimum sensitivity to process variations'. Samen vormen ze een unieke vingerafdruk.

Citeer dit