Synchronous handshake circuits

A.M.G. Peeters, C.H. Berkel, van

Onderzoeksoutput: Hoofdstuk in Boek/Rapport/CongresprocedureConferentiebijdrageAcademicpeer review

20 Citaten (Scopus)
548 Downloads (Pure)

Samenvatting

We present the synchronous implementation of handshake circuits as an extra feature in the otherwise asynchronous design flow based on Tangram. This synchronous option can be used in the mapping onto FPGAs or as a fallback option to provide a circuit that is easier to test and integrate in a synchronous environment. When single-rail and synchronous realizations of the same handshake circuit are compared, the synchronous versions typically require fewer state-holding elements, occupy less area, have similar performance, but consume significantly more power (in the examples studied up to a factor four). Synchronous handshake circuits provide a means to study clock-gating techniques based on the synthesis starting from a behavioral-level specification. In addition, the study provides hints as to where the asynchronous handshake circuits may be optimized further.
Originele taal-2Engels
TitelProceedings of the Seventh International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC2001, Salt Lake City UT, USA, March 11-14, 2001)
Pagina's86-95
DOI's
StatusGepubliceerd - 2001

Vingerafdruk

Duik in de onderzoeksthema's van 'Synchronous handshake circuits'. Samen vormen ze een unieke vingerafdruk.

Citeer dit