Run-time self-tuning banked loop buffer architecture for power optimization of dynamic workload applications

A. Artes, J.L. Ayala, A.V. Sathanur, J. Huisken, F. Catthoor

Onderzoeksoutput: Hoofdstuk in Boek/Rapport/CongresprocedureConferentiebijdrageAcademicpeer review

3 Citaten (Scopus)

Samenvatting

Instruction memory organization is pointed out as one of the major sources of energy consumption in embedded systems. As embedded systems are characterized by restrictive resources and low energy budget, any enhancement in this component allows not only to decrease the total energy consumption, but also to have a better distribution of the energy budget throughout the system. This paper presents a self-tuning banked loop buffer architecture, which is based on a run-time loop buffer controller that optimizes both the dynamic and leakage energy consumption of the instruction memory organization. Results show that using banking in loop buffer architectures leads to higher reduction in the total energy consumption of the instruction memory organization if the tuning approach is applied sparingly. Based on post-layout simulations, our approach improves the total energy consumption by average of 20% in comparison with a loop buffer architecture based on a single monolithic memory, and more than 90% in comparison with instruction memory organizations without loop buffer architectures.
Originele taal-2Niet gedefinieerd
Titel2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip (VLSI-SoC)
Pagina's136 -141
DOI's
StatusGepubliceerd - 1 okt. 2011
Extern gepubliceerdJa

Trefwoorden

  • buffer circuits, buffer circuits, computer power supplies, computer power supplies, dynamic energy consumption, dynamic energy consumption, dynamic workload applications, dynamic workload applications, embedded systems, embedded systems, energy budget distribution, energy budget distribution, instruction memory organization, instruction memory organization, leakage energy consumption, leakage energy consumption, memory architecture, memory architecture, post-layout simulations, post-layout simulations, power optimization, power optimization, run-time loop buffer controller, run-time loop buffer controller, run-time self-tuning banked loop buffer architecture, run-time self-tuning banked loop buffer architecture, single monolithic memory, single monolithic memory, total energy consumption, total energy consumption

Citeer dit