Parasitic inductive coupling of integrated circuits with their environment

D. Ioan; G. Ciuprina; W.H.A. Schilders

Parasitic inductive coupling of integrated circuits with their environment

D. Ioan, G. Ciuprina, W.H.A. Schilders

Onderzoeksoutput: Hoofdstuk in Boek/Rapport/Congresprocedure › Conferentiebijdrage › Academic › peer review

1 Citaat (Scopus)

1 Downloads (Pure)

Samenvatting

This paper describes an original methodology for the modeling of parasitic inductive couplings. The key idea is the use of magnetic hooks which are gates for magnetic fluxes that cross conductive loops and consequently induce parasitic voltages, thus disturbing the signal integrity. The multiple connected domains of integrated circuits are modeled by a Magneto-Electric-Equivalent-Circuit (MEEC), consisting of two mutual coupled circuits, an electric and magnetic one. Magnetic hooks are the externally connected nodes of the magnetic circuit. © 2014 The Institute of Electronics, Information and Communication Engineer. Keywords: Chip; Computational Electromagnetics; IC & Semiconductor EMC; Numerical Modeling; Signal Integrity

Originele taal-2	Engels
Titel	2014 International Symposium on Electromagnetic CompatibiIity (EMC 2014, Tokyo, Japan, May 12-16, 2014)
Plaats van productie	Piscataway
Uitgeverij	Institute of Electrical and Electronics Engineers
Pagina's	565-568
ISBN van geprinte versie	978-488552287-1
Status	Gepubliceerd - 2014
Evenement	2014 International Symposium on Electromagnetic CompatibiIity (EMC 2014/Tokyo) - Tokyo, Japan Duur: 12 mei 2014 → 16 mei 2014

Congres

Congres	2014 International Symposium on Electromagnetic CompatibiIity (EMC 2014/Tokyo)
Verkorte titel	EMC'14/Tokyo
Land/Regio	Japan
Stad	Tokyo
Periode	12/05/14 → 16/05/14
Ander	2014 International Symposium on Electromagnetic CompatibiIity

Citeer dit

@inproceedings{ce24755dcfd94a9082dec79f001266bc,

title = "Parasitic inductive coupling of integrated circuits with their environment",

abstract = "This paper describes an original methodology for the modeling of parasitic inductive couplings. The key idea is the use of magnetic hooks which are gates for magnetic fluxes that cross conductive loops and consequently induce parasitic voltages, thus disturbing the signal integrity. The multiple connected domains of integrated circuits are modeled by a Magneto-Electric-Equivalent-Circuit (MEEC), consisting of two mutual coupled circuits, an electric and magnetic one. Magnetic hooks are the externally connected nodes of the magnetic circuit. {\textcopyright} 2014 The Institute of Electronics, Information and Communication Engineer. Keywords: Chip; Computational Electromagnetics; IC & Semiconductor EMC; Numerical Modeling; Signal Integrity",

author = "D. Ioan and G. Ciuprina and W.H.A. Schilders",

year = "2014",

language = "English",

isbn = "978-488552287-1",

pages = "565--568",

booktitle = "2014 International Symposium on Electromagnetic CompatibiIity (EMC 2014, Tokyo, Japan, May 12-16, 2014)",

publisher = "Institute of Electrical and Electronics Engineers",

address = "United States",

note = "2014 International Symposium on Electromagnetic CompatibiIity (EMC 2014/Tokyo), EMC'14/Tokyo ; Conference date: 12-05-2014 Through 16-05-2014",

}

Ioan, D, Ciuprina, G & Schilders, WHA 2014, Parasitic inductive coupling of integrated circuits with their environment. in 2014 International Symposium on Electromagnetic CompatibiIity (EMC 2014, Tokyo, Japan, May 12-16, 2014). Institute of Electrical and Electronics Engineers, Piscataway, blz. 565-568, 2014 International Symposium on Electromagnetic CompatibiIity (EMC 2014/Tokyo), Tokyo, Japan, 12/05/14.

Parasitic inductive coupling of integrated circuits with their environment. / Ioan, D.; Ciuprina, G.; Schilders, W.H.A.
2014 International Symposium on Electromagnetic CompatibiIity (EMC 2014, Tokyo, Japan, May 12-16, 2014). Piscataway: Institute of Electrical and Electronics Engineers, 2014. blz. 565-568.

Onderzoeksoutput: Hoofdstuk in Boek/Rapport/Congresprocedure › Conferentiebijdrage › Academic › peer review

TY - GEN

T1 - Parasitic inductive coupling of integrated circuits with their environment

AU - Ioan, D.

AU - Ciuprina, G.

AU - Schilders, W.H.A.

PY - 2014

Y1 - 2014

N2 - This paper describes an original methodology for the modeling of parasitic inductive couplings. The key idea is the use of magnetic hooks which are gates for magnetic fluxes that cross conductive loops and consequently induce parasitic voltages, thus disturbing the signal integrity. The multiple connected domains of integrated circuits are modeled by a Magneto-Electric-Equivalent-Circuit (MEEC), consisting of two mutual coupled circuits, an electric and magnetic one. Magnetic hooks are the externally connected nodes of the magnetic circuit. © 2014 The Institute of Electronics, Information and Communication Engineer. Keywords: Chip; Computational Electromagnetics; IC & Semiconductor EMC; Numerical Modeling; Signal Integrity

AB - This paper describes an original methodology for the modeling of parasitic inductive couplings. The key idea is the use of magnetic hooks which are gates for magnetic fluxes that cross conductive loops and consequently induce parasitic voltages, thus disturbing the signal integrity. The multiple connected domains of integrated circuits are modeled by a Magneto-Electric-Equivalent-Circuit (MEEC), consisting of two mutual coupled circuits, an electric and magnetic one. Magnetic hooks are the externally connected nodes of the magnetic circuit. © 2014 The Institute of Electronics, Information and Communication Engineer. Keywords: Chip; Computational Electromagnetics; IC & Semiconductor EMC; Numerical Modeling; Signal Integrity

M3 - Conference contribution

SN - 978-488552287-1

SP - 565

EP - 568

BT - 2014 International Symposium on Electromagnetic CompatibiIity (EMC 2014, Tokyo, Japan, May 12-16, 2014)

PB - Institute of Electrical and Electronics Engineers

CY - Piscataway

T2 - 2014 International Symposium on Electromagnetic CompatibiIity (EMC 2014/Tokyo)

Y2 - 12 May 2014 through 16 May 2014

ER -

Parasitic inductive coupling of integrated circuits with their environment

Samenvatting

Congres

Vingerafdruk

Citeer dit