Overlapped scheduling techniques for high-level synthesis and multiprocessor realizations of DSP algorithms

S.H. Gerez, Sonia Heemstra, E.R. Bonsma, M.J.M. Heijligers

Onderzoeksoutput: Hoofdstuk in Boek/Rapport/CongresprocedureHoofdstukAcademicpeer review

Samenvatting

Algorithms that contain computations that can be executed simultaneously, offer possibilities of exploiting the parallelism present by implementing them on appro priate hardware, such as a multiprocessor system or an application-specific inte grated circuit (ASIC). Many digital signal processing (DSP) algorithms contain in ternal parallelism and are besides meant to be repeated infinitely (or a large number of times). These algorithms, therefore, not only have intra-iteration parallelism (between operations belonging to the same iteration) but inter-iteration parallelism (between operations belonging to different iterations) as well [Par9 1].
Originele taal-2Engels
TitelAdvanced Techniques for Embedded System Design and Test
RedacteurenJ.C. Lopez, R. Hermida, W. Geisselhardt
Plaats van productieDordrecht
UitgeverijKluwer Academic Publishers
Pagina's125-150
Aantal pagina's26
ISBN van geprinte versie0-7923-8128-9
StatusGepubliceerd - 1997

    Vingerafdruk

Citeer dit

Gerez, S. H., Heemstra, S., Bonsma, E. R., & Heijligers, M. J. M. (1997). Overlapped scheduling techniques for high-level synthesis and multiprocessor realizations of DSP algorithms. In J. C. Lopez, R. Hermida, & W. Geisselhardt (editors), Advanced Techniques for Embedded System Design and Test (blz. 125-150). Dordrecht: Kluwer Academic Publishers.