Optimization of test‐access architectures and test scheduling for 3D ICs

Sergej Deutsch, Brandon Noia, Krishnendu Chakrabarty, Erik Jan Marinissen

Onderzoeksoutput: Hoofdstuk in Boek/Rapport/CongresprocedureHoofdstukAcademicpeer review

Samenvatting

This chapter presents a method for robust optimization of 3D test architecture and test scheduling in the presence of input parameter variations. It lists examples of uncertainties in input parameters for 3D test architecture optimization and test scheduling. The chapter then formulates an integer linear programming (ILP) model for robust optimization of 3D test architecture. A recent work has formulated a mathematical model for robust optimization of 3D test architecture and test scheduling and proposed a heuristic based on simulated annealing in order to solve the robust optimization problem for realistic 3D‐ICs. This chapter presents simulation results to evaluate the proposed heuristic method for robust optimization. The framework is implemented in C++. The chapter demonstrates the effect of robust optimization using a simple example. It also shows simulation results obtained with publicly available benchmarks.
Originele taal-2Engels
TitelHandbook of 3D integration
Subtitelvolume 4: design, test, and thermal management
RedacteurenP.D. Franzon, E.J. Marinissen, M.S. Bakir
Plaats van productieWeinheim
UitgeverijWiley-VCH Verlag
Hoofdstuk13
Pagina's281-300
Aantal pagina's20
ISBN van geprinte versie978-3-527-33855-9
DOI's
StatusGepubliceerd - 8 feb 2019

Vingerafdruk Duik in de onderzoeksthema's van 'Optimization of test‐access architectures and test scheduling for 3D ICs'. Samen vormen ze een unieke vingerafdruk.

Citeer dit