Method for reducing power consumption in a state retaining circuit, state reaining circuit and electronic device.

M. Garg (Uitvinder), K.B.R. Rao (Uitvinder), J. Pineda de Gyvez (Uitvinder)

Onderzoeksoutput: OctrooiOctrooi-publicatie

Samenvatting

A method for reducing the power consumption in a state retaining circuit during a standby mode is disclosed comprising, in an active state, providing a regular power supply (VDD) and a standby power supply (VDD STANDBY) to the state retaining circuit; for a transition from an active state to a standby state, decreasing the regular power supply to ground level and maintaining the standby power supply (VDD STANDBY) thus providing the circuit elements (36, 142, 78, 85) of the state retaining circuit with enough power for retaining the state during standby mode; and for a transition from the standby state to the active state, increasing the regular power supply (VDD) from its ground level to its active level. A circuit for reducing the power consumption in a state retaining circuit during a standby mode is disclosed comprising a control unit (1) providing at least one control signal; a data input unit (3) providing at least one input signal; a data output unit (7) providing at least one output signal; a data storage unit (5) for holding the state of the circuit during an a standby mode; a regular power supply supplying power to the data storage unit (5) during an active mode; and a standby power supply supplying power to at least a part of the data storage unit (5) during the active mode and the standby mode.
Originele taal-2Engels
OctrooinummerUS7577858
StatusGepubliceerd - 8 jun 2006

Vingerafdruk

Duik in de onderzoeksthema's van 'Method for reducing power consumption in a state retaining circuit, state reaining circuit and electronic device.'. Samen vormen ze een unieke vingerafdruk.

Citeer dit