Method and apparatus for determining IDDQ

J. Pineda de Gyvez (Uitvinder)

Onderzoeksoutput: OctrooiOctrooi-publicatie

27 Downloads (Pure)


A test apparatus for testing a device under test (DUT) to detect a defect comprises a measurement circuit (ME), a threshold circuit (TH), and a control circuit (CG). The measurement circuit (ME) comprises a counter (C 1 ) which counts clock pulses (OLK) during a count period (TC) to obtain a counted number (N) of clock pulses (CLK). The count period (TC) has a start determined by the start (tl) of a testing cycle which occurs at the instant a switch (S) which is coupled to an terminal (IN) of the device under test (DUT) removes a power supply voltage (VDD) from the terminal (IN) and the voltage (VDD') at the terminal (IN) starts decaying. An end of the count period (TC) is determined by an instant (t 2 ) a comparator (COM 1 ) detects that the voltage (VDD') at the terminal (IN) crosses a reference value (VREF).; The control circuit (CG) generates the clock signal (CLK) and/or a reference number (NTH) taking into account the variability of the manufacturing process of the circuit under test (CUT). The threshold circuit (TH) generates a pass/fail signal (PF) by comparing the counted number (N) and the reference number (NTH).
Originele taal-2Engels
StatusGepubliceerd - 26 feb 2008


Duik in de onderzoeksthema's van 'Method and apparatus for determining IDDQ'. Samen vormen ze een unieke vingerafdruk.

Citeer dit