Low- voltage folded-switching mixers in 0.18 μm CMOS

V. Vidojkovic, J.D. Tang, van der, A.J. Leeuwenburgh, A.H.M. Roermund, van

Onderzoeksoutput: Bijdrage aan tijdschriftTijdschriftartikelAcademicpeer review

207 Citaten (Scopus)
160 Downloads (Pure)

Samenvatting

Scaling of CMOS technologies has a great impact on analog design. The most severe consequence is the reduction of the voltage supply. In this paper, a low voltage, low power, AC-coupled folded-switching mixer with current-reuse is presented. The main advantages of the introduced mixer topology are: high voltage gain, moderate noise figure, moderate linearity, and operation at low supply voltages. Insight into the mixer operation is given by analyzing voltage gain, noise figure (NF), linearity (IIP3), and DC stability. The mixer is designed and implemented in 0.18-µm CMOS technology with metal-insulator-metal (MIM) capacitors as an option. The active chip area is 160 µm×200 µm. At 2.4 GHz a single side band (SSB) noise figure of 13.9 dB, a voltage gain of 11.9 dB and an IIP3 of -3 dBm are measured at a supply voltage of 1 V and with a power consumption of only 3.2 mW. At a supply voltage of 1.8 V, an SSB noise figure of 12.9 dB, a voltage gain of 16 dB and an IIP3 of 1 dBm are measured at a power consumption of 8.1 mW
Originele taal-2Engels
Pagina's (van-tot)1259-1264
Aantal pagina's6
TijdschriftIEEE Journal of Solid-State Circuits
Volume40
Nummer van het tijdschrift6
DOI's
StatusGepubliceerd - 2005

Vingerafdruk

Duik in de onderzoeksthema's van 'Low- voltage folded-switching mixers in 0.18 μm CMOS'. Samen vormen ze een unieke vingerafdruk.

Citeer dit