Interleaving of successive-approximation register ADCs in deep sub-micron CMOS technology

K. Doris, E.J.G. Janssen, Y. Lin, A. Zanikopoulos, A. Murroni

Onderzoeksoutput: Hoofdstuk in Boek/Rapport/CongresprocedureHoofdstukAcademic

1 Downloads (Pure)

Samenvatting

This paper reviews recent developments of interleaved Successive Approximation Analog-to-Digital converters (SAR) in deep sub-micron CMOS technologies. The discussion covers design tradeoffs and degrees of freedom related to the impact of extensive interleaving with many SAR units on bandwidth, noise, linearity, and spurious performance. The impact of interleaving mismatches on representative broadband and multi-carrier narrowband signals is also discussed. Next, two examples are given demonstrating how interleaving with many ADCs can be transformed from a weakness to a strength. The first example concerns low spurious performance enabled by redundant SAR converters and randomization of their operation. The second example presents spectral sensing techniques.
Originele taal-2Engels
TitelAdvances in analog and RF IC design for wireless communication systems
RedacteurenG. Manganaro, D. Leenaerts
UitgeverijElsevier
Pagina's225-250
Aantal pagina's320
ISBN van geprinte versie978-012-398326-8
DOI's
StatusGepubliceerd - 2013

Vingerafdruk Duik in de onderzoeksthema's van 'Interleaving of successive-approximation register ADCs in deep sub-micron CMOS technology'. Samen vormen ze een unieke vingerafdruk.

Citeer dit