Integrating hardware limitations in CAN schedulability analysis

D.A. Khan, R.J. Bril, N. Navet

Onderzoeksoutput: Hoofdstuk in Boek/Rapport/CongresprocedureConferentiebijdrageAcademicpeer review

24 Citaten (Scopus)

Samenvatting

The existing schedulability analysis for the Controller Area Network (CAN) does not take into account that a CAN controller has finite buffer space to store outgoing messages and high priority messages may suffer from priority inversion if the buffers are already occupied by low priority messages. This gives rise to an additional delay for high priority messages, which, if not considered, may result in a deadline violation. In this paper, we explain the cause of this additional delay and extend the existing CAN schedulability analysis to integrate it. Finally, we suggest implementation guidelines that minimizes both the run-time CPU overhead and the additional delay due to priority inversion.
Originele taal-2Engels
TitelProceedings of the 8th IEEE International Workshop on Factory Communication Systems (WFCS 2010, Nancy, France, May 18-21, 2010)
UitgeverijInstitute of Electrical and Electronics Engineers
Pagina's207-210
ISBN van geprinte versie978-1-4244-5460-0
DOI's
StatusGepubliceerd - 2010

Vingerafdruk

Duik in de onderzoeksthema's van 'Integrating hardware limitations in CAN schedulability analysis'. Samen vormen ze een unieke vingerafdruk.

Citeer dit