Finfet sram cells with asymmetrical bitline access transistors for enhanced read stability

S.M. Salahuddin, V. Kursun, H. Jiao

Onderzoeksoutput: Bijdrage aan tijdschriftTijdschriftartikelAcademicpeer review

3 Citaten (Scopus)
205 Downloads (Pure)


Degraded data stability, weaker write ability, and increased leakage power consumption are the primary concerns in scaled static random-access memory (SRAM) circuits. Two new SRAM cells are proposed in this paper for achieving enhanced read data stability and lower leakage power consumption in memory circuits. The bitline access transistors are asymmetrically gate-underlapped in the proposed SRAM cells. The strengths of the asymmetric bitline access transistors are weakened during read operations and enhanced during write operations, as the direction of current flow is reversed. With the proposed hybrid asymmetric SRAM cells, the read data stability is enhanced by up to 71.6% and leakage power consumption is suppressed up to 15.5%, while displaying similar write voltage margin and maintaining identical silicon area as compared to the conventional memory cells in a 15 nm FinFET technology.

Originele taal-2Engels
Pagina's (van-tot)293-302
Aantal pagina's10
TijdschriftTransactions on Electrical and Electronic Materials
Nummer van het tijdschrift6
StatusGepubliceerd - 1 dec 2015


Duik in de onderzoeksthema's van 'Finfet sram cells with asymmetrical bitline access transistors for enhanced read stability'. Samen vormen ze een unieke vingerafdruk.

Citeer dit