Samenvatting
Vector DSPs are quite common in embedded SoCs used in compute-intensive domains such as imaging and wireless communication. To achieve short time-to-market, it is crucial to provide system architects and SW developers with fast and accurate instruction set simulators of such DSPs. To this end, a methodology for accelerating the simulation of vector instructions in vector DSPs is proposed. The acceleration is achieved by enabling automatic translation of the vector instructions in a given vector DSP binary into host SIMD instructions. The key advantage of the proposed methodology is its independence from the host architecture. Empirical evaluation, using a set of commercial vector DSPs, shows that the proposed methodology provides a 4x average reduction in simulation time of a vector instruction and a 2x average reduction in simulation time of a whole application.
Originele taal-2 | Engels |
---|---|
Titel | Proceedings of the 21st International Workshop on Software and Compilers for Embedded Systems, SCOPES 2018 |
Redacteuren | Sander Stuijk |
Uitgeverij | Association for Computing Machinery, Inc |
Pagina's | 47-53 |
Aantal pagina's | 7 |
ISBN van elektronische versie | 978-1-4503-5780-7 |
ISBN van geprinte versie | 9781450357807 |
DOI's | |
Status | Gepubliceerd - 28 mei 2018 |
Evenement | 21st International Workshop on Software and Compilers for Embedded Systems (SCOPES 2018) - St. Goar, Duitsland Duur: 28 mei 2018 → 30 mei 2018 |
Congres
Congres | 21st International Workshop on Software and Compilers for Embedded Systems (SCOPES 2018) |
---|---|
Land/Regio | Duitsland |
Stad | St. Goar |
Periode | 28/05/18 → 30/05/18 |