Encoded low swing for ultra low power interconnect

R. Krishnan, J. Pineda de Gyvez

Onderzoeksoutput: Hoofdstuk in Boek/Rapport/CongresprocedureConferentiebijdrageAcademicpeer review

1 Citaat (Scopus)
1 Downloads (Pure)


We present a novel encoded-low swing technique for ultra low power interconnect. Using this technique and an efficient circuit implementation, we achieve an average of 45.7% improvement in the power-delay product over the schemes utilizing low swing techniques alone, for random bit streams. Also, we obtain an average of 75.8% improvement over the schemes using low power bus encoding alone. We present extensive simulation results, including the driver and receiver circuitry, over a range of capacitive loads, for a general test interconnect circuit and also for a FPGA test interconnect circuit. Analysis of the results prove that as the capacitive load over the interconnect increases, the power-delay product for the proposed technique outperforms the techniques based on either low swing or bus encoding. We also present the signal to noise ratio (SNR) analysis using this technique for a CMOS 0.13m process and prove that there is a 8.8% improvement in the worst case SNR compared to low swing techniques. This is a consequence of the reduction in the signal switching over the interconnect which leads to lower power supply noise.
Originele taal-2Engels
Titel13th Int. Conference on Field Programmable Logic and its Applications, Lisbon, 2003
StatusGepubliceerd - 2003


Duik in de onderzoeksthema's van 'Encoded low swing for ultra low power interconnect'. Samen vormen ze een unieke vingerafdruk.

Citeer dit