Design of an Open-Loop T&H Circuit

Pieter Harpe; Hans Hegt; Arthur van Roermund

doi:10.1007/978-90-481-9042-3_7

Design of an Open-Loop T&H Circuit

Pieter Harpe
, Hans Hegt
, Arthur van Roermund

Onderzoeksoutput: Hoofdstuk in Boek/Rapport/Congresprocedure › Hoofdstuk › Academic › peer review

Samenvatting

This chapter presents the design and implementation of an open-loop T&H circuit. The current state-of-art in T&H design is discussed first. Then, after analyzing two alternative topologies for the implementation of the buffer, one specific topology is selected for the final implementation. Simulations and experimental results are shown and the performance is compared against existing solutions. In Chapters 8 and 9, smart calibration techniques will be added to the presented T&H design to further enhance the performance for either higher accuracy or time-interleaved operation. Parts of this chapter have been published previously in [61, 62].

Originele taal-2	Engels
Titel	Smart AD and DA Conversion
Uitgeverij	Springer
Hoofdstuk	7
Pagina's	73-102
Aantal pagina's	30
ISBN van elektronische versie	978-90-481-9042-3
ISBN van geprinte versie	978-90-481-9041-6
DOI's	https://doi.org/10.1007/978-90-481-9042-3_7
Status	Gepubliceerd - 2010

Publicatie series

Naam	Analog Circuits and Signal Processing
ISSN van geprinte versie	1872-082X
ISSN van elektronische versie	2197-1854

Bibliografische nota

Publisher Copyright:
© 2010, Springer Science+Business Media B.V.

Toegang tot document

10.1007/978-90-481-9042-3_7

Andere bestanden en links

Link naar publicatie in Scopus

Citeer dit

@inbook{20fbe7ccd9f24c809ad0980cf7d779e7,

title = "Design of an Open-Loop T\&H Circuit",

abstract = "This chapter presents the design and implementation of an open-loop T\&H circuit. The current state-of-art in T\&H design is discussed first. Then, after analyzing two alternative topologies for the implementation of the buffer, one specific topology is selected for the final implementation. Simulations and experimental results are shown and the performance is compared against existing solutions. In Chapters 8 and 9, smart calibration techniques will be added to the presented T\&H design to further enhance the performance for either higher accuracy or time-interleaved operation. Parts of this chapter have been published previously in [61, 62].",

keywords = "Differential Pair, Output Buffer, Sampling Capacitor, Source Follower, Test Chip",

author = "Pieter Harpe and Hans Hegt and \{van Roermund\}, Arthur",

note = "Publisher Copyright: {\textcopyright} 2010, Springer Science+Business Media B.V.",

year = "2010",

doi = "10.1007/978-90-481-9042-3\_7",

language = "English",

isbn = "978-90-481-9041-6",

series = "Analog Circuits and Signal Processing",

publisher = "Springer",

pages = "73--102",

booktitle = "Smart AD and DA Conversion",

address = "Germany",

}

TY - CHAP

T1 - Design of an Open-Loop T&H Circuit

AU - Harpe, Pieter

AU - Hegt, Hans

AU - van Roermund, Arthur

PY - 2010

Y1 - 2010

N2 - This chapter presents the design and implementation of an open-loop T&H circuit. The current state-of-art in T&H design is discussed first. Then, after analyzing two alternative topologies for the implementation of the buffer, one specific topology is selected for the final implementation. Simulations and experimental results are shown and the performance is compared against existing solutions. In Chapters 8 and 9, smart calibration techniques will be added to the presented T&H design to further enhance the performance for either higher accuracy or time-interleaved operation. Parts of this chapter have been published previously in [61, 62].

AB - This chapter presents the design and implementation of an open-loop T&H circuit. The current state-of-art in T&H design is discussed first. Then, after analyzing two alternative topologies for the implementation of the buffer, one specific topology is selected for the final implementation. Simulations and experimental results are shown and the performance is compared against existing solutions. In Chapters 8 and 9, smart calibration techniques will be added to the presented T&H design to further enhance the performance for either higher accuracy or time-interleaved operation. Parts of this chapter have been published previously in [61, 62].

KW - Differential Pair

KW - Output Buffer

KW - Sampling Capacitor

KW - Source Follower

KW - Test Chip

UR - https://www.scopus.com/pages/publications/85146048462

U2 - 10.1007/978-90-481-9042-3_7

DO - 10.1007/978-90-481-9042-3_7

M3 - Chapter

AN - SCOPUS:85146048462

SN - 978-90-481-9041-6

T3 - Analog Circuits and Signal Processing

SP - 73

EP - 102

BT - Smart AD and DA Conversion

PB - Springer

ER -

Design of an Open-Loop T&H Circuit

Samenvatting

Publicatie series

Bibliografische nota

Toegang tot document

Andere bestanden en links

Vingerafdruk

Citeer dit