Design and analysis of delay-insensitive modulo-N counters

J.C. Ebergen, A.M.G. Peeters

Onderzoeksoutput: Bijdrage aan tijdschriftTijdschriftartikelAcademicpeer review

6 Citaten (Scopus)


Various delay-insensitive circuits for modulo-N counters are formally derived and analyzed. Modulo-N counters are used in many circuit designs and have a simple specification, but allow for a surprising variety of decompositions into networks of basic components. We present three decompositions in detail. Along the way we explai our correctness criteria and show to analyze the area complexity and response time of each decomposition. Our final decomposition for the modulo-N counter has optimal area complexity of (logN) and optimal response time of (1).
Originele taal-2Engels
Pagina's (van-tot)211-232
TijdschriftFormal Methods in System Design
Nummer van het tijdschrift3
StatusGepubliceerd - 1993


Citeer dit