Computation in the context of transport triggered architectures

H. Corporaal, J.A.A.J. Janssen, M. Arnold

Onderzoeksoutput: Bijdrage aan tijdschriftTijdschriftartikelAcademicpeer review

9 Citaten (Scopus)


Processors used in embedded systems have specific requirements which are not always met by off-the-shelf processors. A templated processor architecture, which can easily be tuned towards a certain application (domain) offers a solution. The transport triggered architecture (TTA) template presented in this paper has a number of properties that make it very suitable for embedded system design. Key to its success is to give the compiler more control; it has to schedule all data transports within the processor. This paper highlights two important TTA-related issues. First a new code generation method for TTAs is discussed; it integrates scheduling and register allocation, thereby avoiding the notorious phase ordering problem between these two steps. Secondly, we discuss how to tune the instruction repertoire for an embedded processor. A tool is described which automatically detects frequent patterns of operations. These patterns can then be implemented on special function units.
Originele taal-2Engels
Pagina's (van-tot)401-427
Aantal pagina's28
TijdschriftInternational Journal of Parallel Processing
Nummer van het tijdschrift4
StatusGepubliceerd - 2000


Duik in de onderzoeksthema's van 'Computation in the context of transport triggered architectures'. Samen vormen ze een unieke vingerafdruk.

Citeer dit