Composable virtual memory for an embedded SoC

C.H. Meenderinck, A.M. Molnos, K.G.W. Goossens

Onderzoeksoutput: Hoofdstuk in Boek/Rapport/CongresprocedureConferentiebijdrageAcademicpeer review

3 Citaten (Scopus)


Systems on a Chip concurrently execute multiple applications that may start and stop at run-time, creating many use-cases. Composability reduces the verifcation effort, by making the functional and temporal behaviours of an application independent of other applications. Existing approaches link applications to static address ranges that cannot be reused between applications that are not simultaneously active, wasting resources. In this paper we propose a composable virtual memory scheme that enables dynamic binding and relocation of applications. Our virtual memory is also predictable, for applications with real-time constraints. We integrated the virtual memory on, CompSOC, an existing composable SoC prototyped in FPGA. The implementation indicates that virtual memory is in general expensive, because it incurs a performance loss around 39% due to address translation latency. On top of this, composability adds to virtual memory an insigni cant extra performance penalty, below 1%.
Originele taal-2Engels
TitelProceedings of the 2012 15th Euromicro Conference on Digital System Design (DSD), 5-8 September 2012, Cesme, Izmir, Turkey
Plaats van productiePiscataway
UitgeverijInstitute of Electrical and Electronics Engineers
StatusGepubliceerd - 2012
Evenement15th Euromicro Conference on Digital System Design (DSD 2012) - Çeşme, Turkije
Duur: 5 sep. 20128 sep. 2012
Congresnummer: 15


Congres15th Euromicro Conference on Digital System Design (DSD 2012)
Verkorte titelDSD 2012
Internet adres


Duik in de onderzoeksthema's van 'Composable virtual memory for an embedded SoC'. Samen vormen ze een unieke vingerafdruk.

Citeer dit