An efficient on-chip NI offering guaranteed services, shared-memory abstraction, and flexible network configuration

A. Radulescu, J.T.M.H. Dielissen, S.G. Pestana, O.P. Gangwal, E. Rijpkema, P. Wielage, K.G.W. Goossens

Onderzoeksoutput: Bijdrage aan tijdschriftTijdschriftartikelAcademicpeer review

125 Citaten (Scopus)
1 Downloads (Pure)

Samenvatting

In this paper, we present a network interface (NI) for an on-chip network. Our NI decouples computation from communication by offering a shared-memory abstraction, which is independent of the network implementation. We use a transaction-based protocol to achieve backward compatibility with existing bus protocols such as AXI, OCP, and DTL. Our NI has a modular architecture, which allows flexible instantiation. It provides both guaranteed and best-effort services via connections. These are configured via NI ports using the network itself, instead of a separate control interconnect. An example instance of this NI with four ports has an area of 0.25 mm2 after layout in 0. 13-µm technology, and runs at 500 MHz. U7 - Cited By (since 1996): 50 U7 - Export Date: 5 February 2010 U7 - Source: Scopus
Originele taal-2Engels
Pagina's (van-tot)4-17
Aantal pagina's14
TijdschriftIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Volume24
Nummer van het tijdschrift1
DOI's
StatusGepubliceerd - 2005

Vingerafdruk

Duik in de onderzoeksthema's van 'An efficient on-chip NI offering guaranteed services, shared-memory abstraction, and flexible network configuration'. Samen vormen ze een unieke vingerafdruk.

Citeer dit