An area-and-power-efficient 8.4-bit ENOB 30 MS/s SAR ADC in 65 nm CMOS

Y. Xu (Corresponding author), P.J.A. Harpe, T. Ytterdal

Onderzoeksoutput: Bijdrage aan tijdschriftTijdschriftartikelAcademicpeer review

1 Citaat (Scopus)
156 Downloads (Pure)

Uittreksel

Area and power consumption are two main concerns for the electronics towards the digitalization of in-probe 3D ultrasound imaging systems. This work presents a 10-bit 30 MS/s successive approximation register analog-to-digital converter, which achieves good area efficiency as well as power efficiency, by using a symmetrical MSB-capacitor-split capacitor array with customized small-value finger capacitors. Moreover, simplified dynamic digital logic and a dynamic comparator have been designed. Fabricated in a 65 nm CMOS technology, the core circuit only occupies 0.016 mm2. The ADC achieves a signal-to-noise ratio of 52.2 dB, and consumes 61.3 μW at 30 MS/s from a 1 V supply voltage, resulting in a figure of merit (FoM) of 6.2 fJ/conversion-step. The FoM defined by including the area is 0.1 mm2 fJ/conversion-step.

Originele taal-2Engels
Pagina's (van-tot)17-27
Aantal pagina's11
TijdschriftAnalog Integrated Circuits and Signal Processing
Volume90
Nummer van het tijdschrift1
DOI's
StatusGepubliceerd - 1 jan 2017

Vingerafdruk

Capacitors
Digital to analog conversion
Imaging systems
Signal to noise ratio
Electric power utilization
Electronic equipment
Ultrasonics
Networks (circuits)
Electric potential

Citeer dit

@article{5da757cc306149fcb4e3bc291a09bc2f,
title = "An area-and-power-efficient 8.4-bit ENOB 30 MS/s SAR ADC in 65 nm CMOS",
abstract = "Area and power consumption are two main concerns for the electronics towards the digitalization of in-probe 3D ultrasound imaging systems. This work presents a 10-bit 30 MS/s successive approximation register analog-to-digital converter, which achieves good area efficiency as well as power efficiency, by using a symmetrical MSB-capacitor-split capacitor array with customized small-value finger capacitors. Moreover, simplified dynamic digital logic and a dynamic comparator have been designed. Fabricated in a 65 nm CMOS technology, the core circuit only occupies 0.016 mm2. The ADC achieves a signal-to-noise ratio of 52.2 dB, and consumes 61.3 μW at 30 MS/s from a 1 V supply voltage, resulting in a figure of merit (FoM) of 6.2 fJ/conversion-step. The FoM defined by including the area is 0.1 mm2 fJ/conversion-step.",
keywords = "Analog-to-digital converter (ADC), Area efficiency, Power efficiency, Successive approximation register (SAR), Ultrasound imaging systems",
author = "Y. Xu and P.J.A. Harpe and T. Ytterdal",
year = "2017",
month = "1",
day = "1",
doi = "10.1007/s10470-016-0862-6",
language = "English",
volume = "90",
pages = "17--27",
journal = "Analog Integrated Circuits and Signal Processing",
issn = "0925-1030",
publisher = "Springer",
number = "1",

}

An area-and-power-efficient 8.4-bit ENOB 30 MS/s SAR ADC in 65 nm CMOS. / Xu, Y. (Corresponding author); Harpe, P.J.A.; Ytterdal, T.

In: Analog Integrated Circuits and Signal Processing, Vol. 90, Nr. 1, 01.01.2017, blz. 17-27.

Onderzoeksoutput: Bijdrage aan tijdschriftTijdschriftartikelAcademicpeer review

TY - JOUR

T1 - An area-and-power-efficient 8.4-bit ENOB 30 MS/s SAR ADC in 65 nm CMOS

AU - Xu, Y.

AU - Harpe, P.J.A.

AU - Ytterdal, T.

PY - 2017/1/1

Y1 - 2017/1/1

N2 - Area and power consumption are two main concerns for the electronics towards the digitalization of in-probe 3D ultrasound imaging systems. This work presents a 10-bit 30 MS/s successive approximation register analog-to-digital converter, which achieves good area efficiency as well as power efficiency, by using a symmetrical MSB-capacitor-split capacitor array with customized small-value finger capacitors. Moreover, simplified dynamic digital logic and a dynamic comparator have been designed. Fabricated in a 65 nm CMOS technology, the core circuit only occupies 0.016 mm2. The ADC achieves a signal-to-noise ratio of 52.2 dB, and consumes 61.3 μW at 30 MS/s from a 1 V supply voltage, resulting in a figure of merit (FoM) of 6.2 fJ/conversion-step. The FoM defined by including the area is 0.1 mm2 fJ/conversion-step.

AB - Area and power consumption are two main concerns for the electronics towards the digitalization of in-probe 3D ultrasound imaging systems. This work presents a 10-bit 30 MS/s successive approximation register analog-to-digital converter, which achieves good area efficiency as well as power efficiency, by using a symmetrical MSB-capacitor-split capacitor array with customized small-value finger capacitors. Moreover, simplified dynamic digital logic and a dynamic comparator have been designed. Fabricated in a 65 nm CMOS technology, the core circuit only occupies 0.016 mm2. The ADC achieves a signal-to-noise ratio of 52.2 dB, and consumes 61.3 μW at 30 MS/s from a 1 V supply voltage, resulting in a figure of merit (FoM) of 6.2 fJ/conversion-step. The FoM defined by including the area is 0.1 mm2 fJ/conversion-step.

KW - Analog-to-digital converter (ADC)

KW - Area efficiency

KW - Power efficiency

KW - Successive approximation register (SAR)

KW - Ultrasound imaging systems

UR - http://www.scopus.com/inward/record.url?scp=84988420046&partnerID=8YFLogxK

U2 - 10.1007/s10470-016-0862-6

DO - 10.1007/s10470-016-0862-6

M3 - Article

AN - SCOPUS:84988420046

VL - 90

SP - 17

EP - 27

JO - Analog Integrated Circuits and Signal Processing

JF - Analog Integrated Circuits and Signal Processing

SN - 0925-1030

IS - 1

ER -