An 8MIPS CMOS digital signal processor

J. van Meerbergen; F. Welten; F. v. Wijk; J. Stoter; J. Huisken; A. Delaruelle; K.V. Eerdewijk; J. Schmid; J. Wittek

doi:10.1109/ISSCC.1986.1156982

An 8MIPS CMOS digital signal processor

J. van Meerbergen, F. Welten, F. v. Wijk, J. Stoter, J. Huisken, A. Delaruelle, K.V. Eerdewijk, J. Schmid, J. Wittek

Onderzoeksoutput: Hoofdstuk in Boek/Rapport/Congresprocedure › Conferentiebijdrage › Academic › peer review

Samenvatting

A 2μm digital signal processor with a 125ns instruction cycle will be described. It contains two 16b data buses, executes a 40b orthogonal instruction set and supports up to six concurrent arithmetic and data-move operations in each instruction.

Originele taal-2	Engels
Titel	1986 IEEE International Solid-State Circuits Conference
Subtitel	Digest of Technical Papers
Uitgeverij	Institute of Electrical and Electronics Engineers
Pagina's	84-85
Aantal pagina's	2
Volume	XXIX
DOI's	https://doi.org/10.1109/ISSCC.1986.1156982
Status	Gepubliceerd - 6 jan. 2003
Extern gepubliceerd	Ja
Evenement	1986 IEEE International Conference on Solid-State Circuits, ISSCC 1986 - Anaheim, Verenigde Staten van Amerika Duur: 19 feb. 1986 → 21 feb. 1986

Congres

Congres	1986 IEEE International Conference on Solid-State Circuits, ISSCC 1986
Verkorte titel	ISSCC 1986
Land/Regio	Verenigde Staten van Amerika
Stad	Anaheim
Periode	19/02/86 → 21/02/86

Toegang tot document

10.1109/ISSCC.1986.1156982

Citeer dit

van Meerbergen, J., Welten, F., v. Wijk, F., Stoter, J., Huisken, J., Delaruelle, A., Eerdewijk, K. V., Schmid, J., & Wittek, J. (2003). An 8MIPS CMOS digital signal processor. In 1986 IEEE International Solid-State Circuits Conference: Digest of Technical Papers (Vol. XXIX, blz. 84-85). Artikel 1156982 Institute of Electrical and Electronics Engineers. https://doi.org/10.1109/ISSCC.1986.1156982

@inproceedings{69a9de630e904526b0d0e96e0e26844b,

title = "An 8MIPS CMOS digital signal processor",

abstract = "A 2μm digital signal processor with a 125ns instruction cycle will be described. It contains two 16b data buses, executes a 40b orthogonal instruction set and supports up to six concurrent arithmetic and data-move operations in each instruction.",

keywords = "CMOS process, Digital signal processors, Random access memory, Read-write memory, Registers, Read only memory, Data buses, Hardware, Pipelines, Arithmetic",

author = "{van Meerbergen}, J. and F. Welten and {v. Wijk}, F. and J. Stoter and J. Huisken and A. Delaruelle and K.V. Eerdewijk and J. Schmid and J. Wittek",

year = "2003",

month = jan,

day = "6",

doi = "10.1109/ISSCC.1986.1156982",

language = "English",

volume = "XXIX",

pages = "84--85",

booktitle = "1986 IEEE International Solid-State Circuits Conference",

publisher = "Institute of Electrical and Electronics Engineers",

address = "United States",

note = "1986 IEEE International Conference on Solid-State Circuits, ISSCC 1986, ISSCC 1986 ; Conference date: 19-02-1986 Through 21-02-1986",

}

van Meerbergen, J, Welten, F, v. Wijk, F, Stoter, J, Huisken, J, Delaruelle, A, Eerdewijk, KV, Schmid, J & Wittek, J 2003, An 8MIPS CMOS digital signal processor. in 1986 IEEE International Solid-State Circuits Conference: Digest of Technical Papers. vol. XXIX, 1156982, Institute of Electrical and Electronics Engineers, blz. 84-85, 1986 IEEE International Conference on Solid-State Circuits, ISSCC 1986, Anaheim, California, Verenigde Staten van Amerika, 19/02/86. https://doi.org/10.1109/ISSCC.1986.1156982

An 8MIPS CMOS digital signal processor. / van Meerbergen, J.; Welten, F.; v. Wijk, F. et al.
1986 IEEE International Solid-State Circuits Conference: Digest of Technical Papers. Vol. XXIX Institute of Electrical and Electronics Engineers, 2003. blz. 84-85 1156982.

Onderzoeksoutput: Hoofdstuk in Boek/Rapport/Congresprocedure › Conferentiebijdrage › Academic › peer review

TY - GEN

T1 - An 8MIPS CMOS digital signal processor

AU - van Meerbergen, J.

AU - Welten, F.

AU - v. Wijk, F.

AU - Stoter, J.

AU - Huisken, J.

AU - Delaruelle, A.

AU - Eerdewijk, K.V.

AU - Schmid, J.

AU - Wittek, J.

PY - 2003/1/6

Y1 - 2003/1/6

N2 - A 2μm digital signal processor with a 125ns instruction cycle will be described. It contains two 16b data buses, executes a 40b orthogonal instruction set and supports up to six concurrent arithmetic and data-move operations in each instruction.

AB - A 2μm digital signal processor with a 125ns instruction cycle will be described. It contains two 16b data buses, executes a 40b orthogonal instruction set and supports up to six concurrent arithmetic and data-move operations in each instruction.

KW - CMOS process

KW - Digital signal processors

KW - Random access memory

KW - Read-write memory

KW - Registers

KW - Read only memory

KW - Data buses

KW - Hardware

KW - Pipelines

KW - Arithmetic

U2 - 10.1109/ISSCC.1986.1156982

DO - 10.1109/ISSCC.1986.1156982

M3 - Conference contribution

VL - XXIX

SP - 84

EP - 85

BT - 1986 IEEE International Solid-State Circuits Conference

PB - Institute of Electrical and Electronics Engineers

T2 - 1986 IEEE International Conference on Solid-State Circuits, ISSCC 1986

Y2 - 19 February 1986 through 21 February 1986

ER -

An 8MIPS CMOS digital signal processor

Samenvatting

Congres

Toegang tot document

Vingerafdruk

Citeer dit