This paper presents a parallel sampling technique for analog-to-digital converters (ADCs) to convert multi-carrier signals efficiently by exploiting the statistical properties of these signals. With this technique, the input signal power of an ADC can be boosted without getting excessive clipping distortion and the ADC can have a higher resolution over the critical small amplitude region. Hence the overall signal to noise and clipping distortion ratio is improved. This technique allows reducing power dissipation and area in comparison to conventional solutions for converting multi-carrier signals. As an example, an 11b switched-capacitor pipeline ADC with the parallel sampling technique applied to its first stage is implemented in CMOS 65 nm technology. It achieves a full-scale input signal range of 2 V differentially with a 1.2 V supply voltage. Simulations show an improvement of more than 5 dB in signal-to-noise-and-clipping-distortion ratio (SNCDR) and around 8 dB in dynamic range (DR) compared to a conventional 11b ADC for converting multi-carrier signals and achieve a comparable SNCDR and noise power ratio (NPR) as a conventional 12b pipeline for converting multi-carrier signals with less than half the power and area.
|Tijdschrift||IEEE Transactions on Circuits and Systems I: Regular Papers|
|Nummer van het tijdschrift||5|
|Status||Gepubliceerd - 2012|