Accelerating time domain simulations of PLLs

G. De Luca; W.H.A. Schilders; P. Bolcato; R. Larcheveque; J. Rommes

doi:10.1109/SaPIW.2016.7496299

Accelerating time domain simulations of PLLs

G. De Luca, W.H.A. Schilders, P. Bolcato, R. Larcheveque, J. Rommes

Onderzoeksoutput: Hoofdstuk in Boek/Rapport/Congresprocedure › Conferentiebijdrage › Academic › peer review

1 Downloads (Pure)

Samenvatting

We present a method to speed up noise-free and noisy time domain simulations of industrial integer-N PLLs, while extracting the main factors of interest which circuit designers are interested in, i.e., locking time, power consumption, phase noise and jitter, within desirable error levels. The procedure is based on oscillator's sensitivity analysis and on the creation of a phase macromodel for it and the loop divider.

Originele taal-2	Engels
Titel	2016 IEEE 20th Workshop on Signal and Power Integrity, SPI 2016 - Proceedings
Uitgeverij	Institute of Electrical and Electronics Engineers
Aantal pagina's	4
ISBN van elektronische versie	9781509003495
DOI's	https://doi.org/10.1109/SaPIW.2016.7496299
Status	Gepubliceerd - 20 jun. 2016
Evenement	20th IEEE Workshop on Signal and Power Integrity (SPI 2016), 8-11 May 2016, Turin, Italy - Turin, Italië Duur: 8 mei 2016 → 11 mei 2016 http://www.spi2016.org/

Congres

Congres	20th IEEE Workshop on Signal and Power Integrity (SPI 2016), 8-11 May 2016, Turin, Italy
Verkorte titel	SPI 2016
Land/Regio	Italië
Stad	Turin
Periode	8/05/16 → 11/05/16
Internet adres	http://www.spi2016.org/

Toegang tot document

10.1109/SaPIW.2016.7496299

Andere bestanden en links

Link to publication in Scopus

Citeer dit

@inproceedings{86bc9ced308445ffa8cb643309839c4e,

title = "Accelerating time domain simulations of PLLs",

abstract = "We present a method to speed up noise-free and noisy time domain simulations of industrial integer-N PLLs, while extracting the main factors of interest which circuit designers are interested in, i.e., locking time, power consumption, phase noise and jitter, within desirable error levels. The procedure is based on oscillator's sensitivity analysis and on the creation of a phase macromodel for it and the loop divider.",

author = "{De Luca}, G. and W.H.A. Schilders and P. Bolcato and R. Larcheveque and J. Rommes",

year = "2016",

month = jun,

day = "20",

doi = "10.1109/SaPIW.2016.7496299",

language = "English",

booktitle = "2016 IEEE 20th Workshop on Signal and Power Integrity, SPI 2016 - Proceedings",

publisher = "Institute of Electrical and Electronics Engineers",

address = "United States",

note = "20th IEEE Workshop on Signal and Power Integrity (SPI 2016), 8-11 May 2016, Turin, Italy, SPI 2016 ; Conference date: 08-05-2016 Through 11-05-2016",

url = "http://www.spi2016.org/",

}

De Luca, G, Schilders, WHA, Bolcato, P, Larcheveque, R & Rommes, J 2016, Accelerating time domain simulations of PLLs. in 2016 IEEE 20th Workshop on Signal and Power Integrity, SPI 2016 - Proceedings., 7496299, Institute of Electrical and Electronics Engineers, 20th IEEE Workshop on Signal and Power Integrity (SPI 2016), 8-11 May 2016, Turin, Italy, Turin, Italië, 8/05/16. https://doi.org/10.1109/SaPIW.2016.7496299

TY - GEN

T1 - Accelerating time domain simulations of PLLs

AU - De Luca, G.

AU - Schilders, W.H.A.

AU - Bolcato, P.

AU - Larcheveque, R.

AU - Rommes, J.

PY - 2016/6/20

Y1 - 2016/6/20

N2 - We present a method to speed up noise-free and noisy time domain simulations of industrial integer-N PLLs, while extracting the main factors of interest which circuit designers are interested in, i.e., locking time, power consumption, phase noise and jitter, within desirable error levels. The procedure is based on oscillator's sensitivity analysis and on the creation of a phase macromodel for it and the loop divider.

AB - We present a method to speed up noise-free and noisy time domain simulations of industrial integer-N PLLs, while extracting the main factors of interest which circuit designers are interested in, i.e., locking time, power consumption, phase noise and jitter, within desirable error levels. The procedure is based on oscillator's sensitivity analysis and on the creation of a phase macromodel for it and the loop divider.

UR - http://www.scopus.com/inward/record.url?scp=84980395704&partnerID=8YFLogxK

U2 - 10.1109/SaPIW.2016.7496299

DO - 10.1109/SaPIW.2016.7496299

M3 - Conference contribution

AN - SCOPUS:84980395704

BT - 2016 IEEE 20th Workshop on Signal and Power Integrity, SPI 2016 - Proceedings

PB - Institute of Electrical and Electronics Engineers

T2 - 20th IEEE Workshop on Signal and Power Integrity (SPI 2016), 8-11 May 2016, Turin, Italy

Y2 - 8 May 2016 through 11 May 2016

ER -

Accelerating time domain simulations of PLLs

Samenvatting

Congres

Toegang tot document

Andere bestanden en links

Vingerafdruk

Citeer dit