Samenvatting
This paper presents an approach advocating abstract clocks to represent data-intensive applications executed on multiprocessor systems-on-chip (MPSoCs) for facilitating the exploration of large design spaces. By using abstract clocks, the advocated method characterizes applications defined by multiple loop nests, as well as, useful loop transformations that contribute to an efficient application execution. It combines the advantages of optimizations provided by loop transformations and the precision of information on scheduling captured by the abstract clocks. As a result, it favors a rapid, and yet accurate design space exploration (DSE) of data-intensive systems.
Originele taal-2 | Engels |
---|---|
Titel | Proceedings of the 2012 IEEE 10th International Symposium on Parallel and Distributed Processing with Applications (ISPA), 10-13 July 2012, Leganés, Madrid |
Plaats van productie | Piscataway |
Uitgeverij | Institute of Electrical and Electronics Engineers |
Pagina's | 729-736 |
DOI's | |
Status | Gepubliceerd - 2012 |
Evenement | 10th International Symposium on Parallel and Distributed Processing with Applications (ISPA 2012) - Leganes, Spanje Duur: 10 jul. 2012 → 13 jul. 2012 Congresnummer: 10 http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6280412 |
Congres
Congres | 10th International Symposium on Parallel and Distributed Processing with Applications (ISPA 2012) |
---|---|
Verkorte titel | ISPA 2012 |
Land/Regio | Spanje |
Stad | Leganes |
Periode | 10/07/12 → 13/07/12 |
Ander | ISPA 2012 |
Internet adres |