A yield centric statistical design method for optimization of the SRAM active column

T.S. Doorn, J.A. Croon, E.J.W. Maten, ter, A. Di Bucchianico

Onderzoeksoutput: Hoofdstuk in Boek/Rapport/CongresprocedureConferentiebijdrageAcademicpeer review

7 Citaten (Scopus)
143 Downloads (Pure)

Samenvatting

For robust design of SRAM memories, it is not sufficient to guarantee good statistical margins on the SRAM cell parameters. The sense amplifier needs sufficient input signal before it can reliably sense the data, while the SRAM cell requires sufficient time to develop that input signal. This paper presents a new statistical method that allows optimization of the access time of an SRAM memory, while guaranteeing a yield target set by the designer. Using this method, the access time of a high performance advanced CMOS SRAM has been improved 6%, while simultaneously reducing the sense amplifier size
Originele taal-2Engels
TitelProceedings of the 35th European Solid-State Circuits Conference (ESSCIRC 2009, Athens, Greece, September 14-18, 2009)
Plaats van productiePiscataway, NJ
UitgeverijInstitute of Electrical and Electronics Engineers
Pagina's352-355
ISBN van geprinte versie978-1-4244-4354-3
DOI's
StatusGepubliceerd - 2009

Vingerafdruk

Duik in de onderzoeksthema's van 'A yield centric statistical design method for optimization of the SRAM active column'. Samen vormen ze een unieke vingerafdruk.

Citeer dit