A notation for designing restoring logic circuitry in CMOS

M. Rem, C.A. Mead

Onderzoeksoutput: Bijdrage aan tijdschriftTijdschriftartikelAcademicpeer review

1 Citaat (Scopus)
1 Downloads (Pure)


A program notation is introduced together with a technique for translating programs in that notation into transistor diagrams for CMOS integrated circuits. A number of restrictions are imposed on the programs ensuring every circuit thus obtained to be restoring. The program notation caters to hierarchical design. It is shown how the observance of the restrictions can be checked for each level of the hierarchy separately. The techniques discussed in this paper may be viewed as a modest step towards silicon compilation.
Originele taal-2Engels
Pagina's (van-tot)5-10
Aantal pagina's6
TijdschriftMicroelectronics Journal
Nummer van het tijdschrift6
StatusGepubliceerd - 1982


Duik in de onderzoeksthema's van 'A notation for designing restoring logic circuitry in CMOS'. Samen vormen ze een unieke vingerafdruk.

Citeer dit