A hierarchical design automation concept for analog circuits

Gonenc Berkol, Engin Afacan, Gunhan Dundar, E.V. Fernandez

Onderzoeksoutput: Hoofdstuk in Boek/Rapport/CongresprocedureConferentiebijdrageAcademicpeer review

Samenvatting

This paper presents a new approach to hierarchically synthesize analog circuits. In general, behavioral models are preferred at intermediate levels to reduce total synthesis time. However, there are problems associated with the usage of behavioral models such as significantly sacrificing the accuracy and costly preparation time for model generation. Therefore, a model-free approach is proposed, in which behavioral models are eliminated at higher level. Top level specifications and sub-block performances are optimized simultaneously during the synthesis process, where performance requirements of sub-blocks are arranged automatically. A third order low pass Butterworth filter is used as an example to show the effectiveness of the proposed approach.

Originele taal-2Engels
Titel2016 IEEE International Conference on Electronics, Circuits and Systems, ICECS 2016
Plaats van productiePiscataway
UitgeverijInstitute of Electrical and Electronics Engineers
Pagina's133-136
Aantal pagina's4
ISBN van elektronische versie978-1-5090-6113-6
ISBN van geprinte versie978-1-5090-6114-3
DOI's
StatusGepubliceerd - 2 feb 2017
Evenement23rd IEEE International Conference on Electronics, Circuits and Systems (ICECS 2016) - Monte Carlo, Monaco
Duur: 11 dec 201614 dec 2016
Congresnummer: 23

Congres

Congres23rd IEEE International Conference on Electronics, Circuits and Systems (ICECS 2016)
Verkorte titelICES 2016
LandMonaco
StadMonte Carlo
Periode11/12/1614/12/16

    Vingerafdruk

Citeer dit

Berkol, G., Afacan, E., Dundar, G., & Fernandez, E. V. (2017). A hierarchical design automation concept for analog circuits. In 2016 IEEE International Conference on Electronics, Circuits and Systems, ICECS 2016 (blz. 133-136). [7841150] Piscataway: Institute of Electrical and Electronics Engineers. https://doi.org/10.1109/ICECS.2016.7841150