A flexible bottom-up approach for layout generation

Onderzoeksoutput: Bijdrage aan tijdschriftTijdschriftartikelAcademicpeer review

1 Citaat (Scopus)


The subject of this paper is an algorithm generating topological layouts for VLSI-circuits that are specified by means of programs. A topological layout, which is both a metric-free and a material-free layout, is an intermediate step in the process of converting a program into a silicon chip. The algorithm described in this paper is based upon a bottom-up approach, while lazy evaluation, constituted by the postponement of the construction of some connections, guarantees a flexible connecting to different environments.
Originele taal-2Engels
Pagina's (van-tot)49-59
Aantal pagina's11
TijdschriftIntegration : the VLSI Journal
Nummer van het tijdschrift1
StatusGepubliceerd - 1985

Vingerafdruk Duik in de onderzoeksthema's van 'A flexible bottom-up approach for layout generation'. Samen vormen ze een unieke vingerafdruk.

Citeer dit