A digital to time converter with fully digital calibration scheme for ultra-low power ADPLL in 40 nm CMOS

B. Wang, Y.-H. Liu, P.J.A. Harpe, J.H.C. Heuvel, van den, B. Liu, H. Gao, R.B. Staszewski

Onderzoeksoutput: Hoofdstuk in Boek/Rapport/CongresprocedureConferentiebijdrageAcademicpeer review

5 Citaten (Scopus)
1 Downloads (Pure)

Samenvatting

In this paper, a digital time skew calibration technique for time-interleaved (TI) ADCs is presented. The time skew calibration for TI-ADCs in analog domain suffers from limited correction accuracy and additional jitter. And the proposed digital time skew calibration method estimates the polarity of the time skew through correlation of adjacent channels and corrects the time error by adopting adaptive fractional delay filters iteratively. Simulation results show that, in a 4-channel 1GS/s 12-bit TI-ADC system, the SFDR can be improved to 78dB by 5-order FIR filters within a calibration range of [-0.005/fs, 0.005/fs].
Originele taal-2Engels
TitelProceedings of the 2015 IEEE International Symposium on Circuits and Systems (ISCAS), May 24-27 2015, Lisbon, Portugal
Plaats van productiePiscataway
UitgeverijInstitute of Electrical and Electronics Engineers
Pagina's2289-2292
ISBN van geprinte versie978-1-4799-8391-9
DOI's
StatusGepubliceerd - 2015
Evenement2015 IEEE International Symposium on Circuits and Systems (ISCAS 2015) - Lisbon, Portugal
Duur: 24 mei 201527 mei 2015
http://www.iscas2015.org/

Congres

Congres2015 IEEE International Symposium on Circuits and Systems (ISCAS 2015)
Verkorte titelISCAS 2015
LandPortugal
StadLisbon
Periode24/05/1527/05/15
AnderCircuits and Systems (ISCAS), 2015 IEEE International Symposium on
Internet adres

    Vingerafdruk

Citeer dit

Wang, B., Liu, Y-H., Harpe, P. J. A., Heuvel, van den, J. H. C., Liu, B., Gao, H., & Staszewski, R. B. (2015). A digital to time converter with fully digital calibration scheme for ultra-low power ADPLL in 40 nm CMOS. In Proceedings of the 2015 IEEE International Symposium on Circuits and Systems (ISCAS), May 24-27 2015, Lisbon, Portugal (blz. 2289-2292). [C2P-V.3] Piscataway: Institute of Electrical and Electronics Engineers. https://doi.org/10.1109/ISCAS.2015.7169140