A design space exploration methodology for application specific MPSoC design

A.K. Singh; A. Kumar; Th. Srikanthan

doi:10.1109/ISVLSI.2011.44

A design space exploration methodology for application specific MPSoC design

A.K. Singh, A. Kumar, Th. Srikanthan

Electronic Systems

Onderzoeksoutput: Hoofdstuk in Boek/Rapport/Congresprocedure › Conferentiebijdrage › Academic › peer review

2 Citaten (Scopus)

Samenvatting

System designers need to perform design-space exploration (DSE) to find appropriate number and type of processing elements (PEs) to be present in a Multiprocessor Systems-on-Chip (MPSoC) to support a throughput-constrained application. This paper presents a DSE methodology that provides application to MPSoC architecture mappings, where different PEs get used. The methodology starts from a mapping using only one type of processors and evaluates different mappings by increasing heterogeneity to improve the performance.

Originele taal-2	Engels
Titel	Proceedings of the2011 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2011), 4-6 July 2011, Chennai, India
Plaats van productie	Piscataway
Uitgeverij	Institute of Electrical and Electronics Engineers
Pagina's	339-340
ISBN van geprinte versie	978-1-4577-0803-9
DOI's	https://doi.org/10.1109/ISVLSI.2011.44
Status	Gepubliceerd - 2011

Toegang tot document

10.1109/ISVLSI.2011.44

Citeer dit

@inproceedings{f8d14a93c849419786cce73d5a9bc784,

title = "A design space exploration methodology for application specific MPSoC design",

abstract = "System designers need to perform design-space exploration (DSE) to find appropriate number and type of processing elements (PEs) to be present in a Multiprocessor Systems-on-Chip (MPSoC) to support a throughput-constrained application. This paper presents a DSE methodology that provides application to MPSoC architecture mappings, where different PEs get used. The methodology starts from a mapping using only one type of processors and evaluates different mappings by increasing heterogeneity to improve the performance.",

author = "A.K. Singh and A. Kumar and Th. Srikanthan",

year = "2011",

doi = "10.1109/ISVLSI.2011.44",

language = "English",

isbn = "978-1-4577-0803-9",

publisher = "Institute of Electrical and Electronics Engineers",

pages = "339--340",

booktitle = "Proceedings of the2011 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2011), 4-6 July 2011, Chennai, India",

address = "United States",

}

A design space exploration methodology for application specific MPSoC design. / Singh, A.K.; Kumar, A.; Srikanthan, Th.
Proceedings of the2011 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2011), 4-6 July 2011, Chennai, India. Piscataway: Institute of Electrical and Electronics Engineers, 2011. blz. 339-340.

Onderzoeksoutput: Hoofdstuk in Boek/Rapport/Congresprocedure › Conferentiebijdrage › Academic › peer review

TY - GEN

T1 - A design space exploration methodology for application specific MPSoC design

AU - Singh, A.K.

AU - Kumar, A.

AU - Srikanthan, Th.

PY - 2011

Y1 - 2011

N2 - System designers need to perform design-space exploration (DSE) to find appropriate number and type of processing elements (PEs) to be present in a Multiprocessor Systems-on-Chip (MPSoC) to support a throughput-constrained application. This paper presents a DSE methodology that provides application to MPSoC architecture mappings, where different PEs get used. The methodology starts from a mapping using only one type of processors and evaluates different mappings by increasing heterogeneity to improve the performance.

AB - System designers need to perform design-space exploration (DSE) to find appropriate number and type of processing elements (PEs) to be present in a Multiprocessor Systems-on-Chip (MPSoC) to support a throughput-constrained application. This paper presents a DSE methodology that provides application to MPSoC architecture mappings, where different PEs get used. The methodology starts from a mapping using only one type of processors and evaluates different mappings by increasing heterogeneity to improve the performance.

U2 - 10.1109/ISVLSI.2011.44

DO - 10.1109/ISVLSI.2011.44

M3 - Conference contribution

SN - 978-1-4577-0803-9

SP - 339

EP - 340

BT - Proceedings of the2011 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2011), 4-6 July 2011, Chennai, India

PB - Institute of Electrical and Electronics Engineers

CY - Piscataway

ER -

A design space exploration methodology for application specific MPSoC design

Samenvatting

Toegang tot document

Vingerafdruk

Citeer dit