A computation and energy reduction technique for HEVC intra mode decision

Erdem Ozcan; Ercan Kalali; Yusuf Adibelli; Ilker Hamzaoglu

doi:10.1109/TCE.2014.7027351

A computation and energy reduction technique for HEVC intra mode decision

Erdem Ozcan
, Ercan Kalali
, Yusuf Adibelli
, Ilker Hamzaoglu

Onderzoeksoutput: Bijdrage aan tijdschrift › Tijdschriftartikel › Academic › peer review

16 Citaten (Scopus)

Samenvatting

High Efficiency Video Coding (HEVC) intra mode decision algorithm has very high computational complexity. Therefore, in this paper, a computation and energy reduction technique is proposed for reducing the amount of computations performed by Sum of Absolute Transformed Difference (SATD) calculations in HEVC intra mode decision, and therefore reducing the energy consumption of HEVC SATD calculation hardware without any PSNR loss and bit rate increase. The proposed technique reduced the energy consumption of HEVC SATD calculation hardware up to 64.6%. Therefore, it can be used in portable consumer electronics products that require a real-time HEVC encoder.

Originele taal-2	Engels
Artikelnummer	7027351
Pagina's (van-tot)	745-753
Aantal pagina's	9
Tijdschrift	IEEE Transactions on Consumer Electronics
Volume	60
Nummer van het tijdschrift	4
DOI's	https://doi.org/10.1109/TCE.2014.7027351
Status	Gepubliceerd - nov 2014
Extern gepubliceerd	Ja

Bibliografische nota

Publisher Copyright:
© 1975-2011 IEEE.

Duurzame ontwikkelingsdoelstellingen van de VN

Deze output draagt bij aan de volgende duurzame ontwikkelingsdoelstelling(en)

SDG 7 – Betaalbare en schone energie

Toegang tot document

10.1109/TCE.2014.7027351

Andere bestanden en links

Link naar publicatie in Scopus

Citeer dit

@article{af0cb2d2bb944663b5bc00d87450eab9,

title = "A computation and energy reduction technique for HEVC intra mode decision",

abstract = "High Efficiency Video Coding (HEVC) intra mode decision algorithm has very high computational complexity. Therefore, in this paper, a computation and energy reduction technique is proposed for reducing the amount of computations performed by Sum of Absolute Transformed Difference (SATD) calculations in HEVC intra mode decision, and therefore reducing the energy consumption of HEVC SATD calculation hardware without any PSNR loss and bit rate increase. The proposed technique reduced the energy consumption of HEVC SATD calculation hardware up to 64.6\%. Therefore, it can be used in portable consumer electronics products that require a real-time HEVC encoder.",

keywords = "Energy Reduction, Hadamard Transform, Hardware Implementation, HEVC, Intra Mode Decision",

author = "Erdem Ozcan and Ercan Kalali and Yusuf Adibelli and Ilker Hamzaoglu",

note = "Publisher Copyright: {\textcopyright} 1975-2011 IEEE.",

year = "2014",

month = nov,

doi = "10.1109/TCE.2014.7027351",

language = "English",

volume = "60",

pages = "745--753",

journal = "IEEE Transactions on Consumer Electronics",

issn = "0098-3063",

publisher = "Institute of Electrical and Electronics Engineers",

number = "4",

}

TY - JOUR

T1 - A computation and energy reduction technique for HEVC intra mode decision

AU - Ozcan, Erdem

AU - Kalali, Ercan

AU - Adibelli, Yusuf

AU - Hamzaoglu, Ilker

PY - 2014/11

Y1 - 2014/11

N2 - High Efficiency Video Coding (HEVC) intra mode decision algorithm has very high computational complexity. Therefore, in this paper, a computation and energy reduction technique is proposed for reducing the amount of computations performed by Sum of Absolute Transformed Difference (SATD) calculations in HEVC intra mode decision, and therefore reducing the energy consumption of HEVC SATD calculation hardware without any PSNR loss and bit rate increase. The proposed technique reduced the energy consumption of HEVC SATD calculation hardware up to 64.6%. Therefore, it can be used in portable consumer electronics products that require a real-time HEVC encoder.

AB - High Efficiency Video Coding (HEVC) intra mode decision algorithm has very high computational complexity. Therefore, in this paper, a computation and energy reduction technique is proposed for reducing the amount of computations performed by Sum of Absolute Transformed Difference (SATD) calculations in HEVC intra mode decision, and therefore reducing the energy consumption of HEVC SATD calculation hardware without any PSNR loss and bit rate increase. The proposed technique reduced the energy consumption of HEVC SATD calculation hardware up to 64.6%. Therefore, it can be used in portable consumer electronics products that require a real-time HEVC encoder.

KW - Energy Reduction

KW - Hadamard Transform

KW - Hardware Implementation

KW - HEVC

KW - Intra Mode Decision

UR - https://www.scopus.com/pages/publications/84923780411

U2 - 10.1109/TCE.2014.7027351

DO - 10.1109/TCE.2014.7027351

M3 - Article

SN - 0098-3063

VL - 60

SP - 745

EP - 753

JO - IEEE Transactions on Consumer Electronics

JF - IEEE Transactions on Consumer Electronics

IS - 4

M1 - 7027351

ER -

A computation and energy reduction technique for HEVC intra mode decision

Samenvatting

Bibliografische nota

Duurzame ontwikkelingsdoelstellingen van de VN

Toegang tot document

Andere bestanden en links

Vingerafdruk

Citeer dit