Samenvatting
This paper presents an equivalent self-consistent electrothermal circuit model for power integrity analysis of large on-chip power distribution networks. Two coupled circuits are used to co-simulate the electrical and thermal behavior of the power grid. After a steady-state analysis, the order of the circuit is strongly reduced by means of a node clustering technique. The obtained low-order circuit allows a cost-effective complete power integrity analysis, including dynamic analysis and evaluation of time-domain features like voltage droop. As a case-study, a 45-nm chip power grid is analyzed: the full circuit for the electrothermal model with 4 million nodes is reduced by a factor of about 3500×, with a relative error on the solution below few percent.
| Originele taal-2 | Engels |
|---|---|
| Titel | 2016 IEEE 20th Workshop on Signal and Power Integrity, SPI 2016 - Proceedings |
| Uitgeverij | Institute of Electrical and Electronics Engineers |
| Aantal pagina's | 4 |
| ISBN van elektronische versie | 9781509003495 |
| DOI's | |
| Status | Gepubliceerd - 20 jun. 2016 |
| Extern gepubliceerd | Ja |
| Evenement | 20th IEEE Workshop on Signal and Power Integrity, SPI 2016 - Turin, Italië Duur: 8 mei 2016 → 11 mei 2016 |
Congres
| Congres | 20th IEEE Workshop on Signal and Power Integrity, SPI 2016 |
|---|---|
| Land/Regio | Italië |
| Stad | Turin |
| Periode | 8/05/16 → 11/05/16 |
Bibliografische nota
Publisher Copyright:© 2016 IEEE.
Vingerafdruk
Duik in de onderzoeksthema's van 'A clustering technique for fast electrothermal analysis of on-chip power distribution networks'. Samen vormen ze een unieke vingerafdruk.Citeer dit
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver