A better-than-worst-case circuit design methodology using timing-error speculation and frequency adaptation.

S. Moreno Londono, J. Pineda de Gyvez

Onderzoeksoutput: Hoofdstuk in Boek/Rapport/CongresprocedureConferentiebijdrageAcademicpeer review

5 Citaten (Scopus)

Samenvatting

Digital circuits have been traditionally designed to meet the worst PVT conditions to guarantee high yield. This design methodology produces an integrated circuit which has a big overhead in terms of area and power consumption in most of the cases. In this paper, a new better-than-worst-case-design methodology is proposed. It is based on a timing error speculation technique which features simple monitors located in the critical paths of the circuit that will speculate whether a timing error is going to occur or not. Using a 32-bit multiplier, this design methodology achieved area and power savings up to 50%, with 5 % performance loss.
Originele taal-2Engels
TitelProceedings of the 25th IEEE Systems-on-Chip Conference, SOCC 2012, 12-14 september 2012, Niagara Falls, New York
Plaats van productiePiscataway
UitgeverijInstitute of Electrical and Electronics Engineers
Pagina's15-20
ISBN van geprinte versie978-1-4673-1294-3
DOI's
StatusGepubliceerd - 2012
Evenementconference; SOCC 2012, 12-14 September 2012, Niagara Falls, USA -
Duur: 1 jan 2012 → …

Congres

Congresconference; SOCC 2012, 12-14 September 2012, Niagara Falls, USA
Periode1/01/12 → …
AnderSOCC 2012, 12-14 September 2012, Niagara Falls, USA

Vingerafdruk Duik in de onderzoeksthema's van 'A better-than-worst-case circuit design methodology using timing-error speculation and frequency adaptation.'. Samen vormen ze een unieke vingerafdruk.

Citeer dit