A 7.1-fJ/conversion-step 88-dB SFDR SAR ADC with energy-free "swap to reset"

Onderzoeksoutput: Bijdrage aan tijdschriftTijdschriftartikelAcademicpeer review

6 Citaten (Scopus)
2 Downloads (Pure)

Samenvatting

The digital-to-analog converter (DAC) in SAR anolog-to-digital converters (ADCs) is often dominant for both power consumption and linearity. Dedicated switching schemes can save power, but mostly focus on conversion energy, whereas the DAC reset can consume significant energy as well. This paper presents an energy-free DAC reset scheme, 'swap to reset,' for charge-redistribution SAR ADCs. It is widely applicable to existing low-power switching schemes. Additionally, to limit complexity while maintaining most of the energy savings, it can be utilized for the MSBs of the DAC only while the LSBs use conventional reset. To demonstrate the scheme, it is applied to the 2 MSBs of a 12-b SAR ADC using a split-monotonic DAC in 65-nm CMOS, resulting in an energy saving of 33% for the DAC or 18% for the whole ADC. Besides the 'swap to reset,' a rotation is also applied to the 2 MSBs, hence enhancing the linearity to 88-dB spurious free dynamic range. The SAR ADC operates at 0.8-V power supply and 40 kS/s, achieving an signal to noise and distortion ratio of 64.2 dB and a Figure of Merit of 7.1-fJ/conversion step.

Originele taal-2Engels
Artikelnummer8038759
Pagina's (van-tot)2979-2990
Aantal pagina's12
TijdschriftIEEE Journal of Solid-State Circuits
Volume52
Nummer van het tijdschrift11
DOI's
StatusGepubliceerd - 1 nov 2017

    Vingerafdruk

Citeer dit