Samenvatting
In order to minimize power consumption without sacrificing much latency performance, wake-up radios are employed to assist the main radio for low power channel monitoring. This paper presents the design and implementation of an ultra-low power digital baseband (DBB) circuit for a wake-up radio. In a 90nm CMOS process, the circuit running at a 800kHz clock consumes 3.72µW with a standard 1.2V supply voltage, and achieves very good packet detection performance. The circuit is fully functional at 0.6V supply consuming 0.9µW.
| Originele taal-2 | Engels |
|---|---|
| Titel | Proceedings of the 2011 International Symposium on VLSI Design, Automation and Test (VLSI-DAT), 25-28 April 2011, Hsinchu, Taiwan |
| Plaats van productie | Piscataway |
| Uitgeverij | Institute of Electrical and Electronics Engineers |
| Pagina's | 1-4 |
| ISBN van geprinte versie | 978-1-4244-8500-0 |
| DOI's | |
| Status | Gepubliceerd - 1 apr 2011 |
Vingerafdruk
Duik in de onderzoeksthema's van 'A 3.72μW ultra-low power digital baseband for wake-up radios'. Samen vormen ze een unieke vingerafdruk.Citeer dit
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver