A 2.2/2.7fJ/conversion-step 10/12b 40kS/s SAR ADC with data-driven noise reduction

Onderzoeksoutput: Hoofdstuk in Boek/Rapport/CongresprocedureConferentiebijdrageAcademicpeer review

90 Citaten (Scopus)
8 Downloads (Pure)

Samenvatting

Low-power sensor applications e.g. for environmental monitoring, bio-potential recording, and wireless autonomous sensor networks require highly power-efficient ADCs, typically with resolutions of at least 10b. SAR ADCs are generally beneficial in terms of power efficiency. However, the most power-efficient designs currently lack the required accuracy for these applications [1, 2], as they are limited to 9b ENOB. Other designs that have sufficient accuracy (10b) are limited to power efficiencies above 10fJ/conv-step [3]. The aim of this work is to increase the accuracy of highly efficient SAR ADCs beyond 10b, while further improving the efficiency to 2.2fJ/conv-step. To do so, this work introduces a Data-Driven Noise-Reduction method to efficiently suppress comparator noise, applies a segmented capacitive DAC with 250aF unit elements for better efficiency and accuracy, and implements a self-oscillating comparator to locally generate the internally required oversampled clock.
Originele taal-2Engels
TitelProceedings of the 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 17-21 February 2013, San Francisco, California
Plaats van productiePiscataway
UitgeverijInstitute of Electrical and Electronics Engineers
Pagina's270-271
ISBN van geprinte versie978-1-4673-4515-6
DOI's
StatusGepubliceerd - 2013
Evenement60th IEEE International Solid-State Circuits Conference (ISSCC 2013) - San Francisco, CA, Verenigde Staten van Amerika
Duur: 17 feb 201321 feb 2013
Congresnummer: 60

Congres

Congres60th IEEE International Solid-State Circuits Conference (ISSCC 2013)
Verkorte titelISSCC 2013
LandVerenigde Staten van Amerika
StadSan Francisco, CA
Periode17/02/1321/02/13
AnderISSCC

    Vingerafdruk

Citeer dit

Harpe, P. J. A., Cantatore, E., & Roermund, van, A. (2013). A 2.2/2.7fJ/conversion-step 10/12b 40kS/s SAR ADC with data-driven noise reduction. In Proceedings of the 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 17-21 February 2013, San Francisco, California (blz. 270-271). Piscataway: Institute of Electrical and Electronics Engineers. https://doi.org/10.1109/ISSCC.2013.6487730