A 2.2 GHz continuous-time Δ Σ ADC With-102 dBc THD and 25 MHz bandwidth

Lucien Breems, Muhammed Bolatkale, Hans Brekelmans, Shagun Bajoria, Jan Niehof, Robert Rutten, Bert Oude-Essink, Franco Fritschij, Jagdip Singh, Gerard Lassche

Onderzoeksoutput: Bijdrage aan tijdschriftTijdschriftartikelAcademicpeer review

11 Citaten (Scopus)

Samenvatting

This paper presents a 2.2 GHz continuous-time Δ Σ ADC that achieves-102 dBc THD and 77 dB SNDR in 25 MHz bandwidth over process, voltage, and temperature (PVT) variations. Measured second-order intermodulation distortion (IM2) and the third-order intermodulation distortion (IM3) are-115 dBc and-114 dBc, respectively. The modulator comprises a 4th-order loop filter with inverter-based single-opamp resonators, a 1-bit quantizer with dither circuitry and ELD compensation and 1-bit feedback DACs that are highly insensitive to process spread and mismatch. The 1-bit DAC incorporates a wideband high precision series-shunt voltage regulator to mitigate dynamic errors associated with DAC switching. The ADC was fabricated in TSMC 65 nm CMOS and the active die area including the regulators is 0.6 mm2. The total power consumption of the 1.2 V supplied modulator core is 41.4 mW.

Originele taal-2Engels
Artikelnummer7543462
Pagina's (van-tot)2906-2916
Aantal pagina's11
TijdschriftIEEE Journal of Solid-State Circuits
Volume51
Nummer van het tijdschrift12
DOI's
StatusGepubliceerd - 1 dec 2016

    Vingerafdruk

Citeer dit

Breems, L., Bolatkale, M., Brekelmans, H., Bajoria, S., Niehof, J., Rutten, R., ... Lassche, G. (2016). A 2.2 GHz continuous-time Δ Σ ADC With-102 dBc THD and 25 MHz bandwidth. IEEE Journal of Solid-State Circuits, 51(12), 2906-2916. [7543462]. https://doi.org/10.1109/JSSC.2016.2591826