A 14-GHz 8-bit direct digital synthesizer in InP DHBT technology

Xiaopeng Li, Yi Zhang, Zhigong Wang, Youtao Zhang, Min Zhang, Wei Cheng, Hao Gao

Onderzoeksoutput: Hoofdstuk in Boek/Rapport/CongresprocedureConferentiebijdrageAcademicpeer review

3 Citaten (Scopus)

Samenvatting

This paper describes a 14-GHz 8-bit direct digital synthesizer(DDS)which is implemented using a 0.7-μm InP double hetero-junction bipolar transistor (DHBT) process. The DDS presented uses a sin-weighted nonlinear DAC to achieve a phase-to-amplitude ROM-less architecture which can make the best of speed advantage of the InP DHBT process for medium to large scale mixed signal integrated circuits. A simplified pipelined phase accumulator is used to reduce power consumption. The average value of SFDR of the output signal of the DDS in the Nyquist bandwidth is -24.8 dBc. The circuit integrates 2122 transistors, consumes a power of 2.4-W, and has a Figure of Merit (FOM) of 5.83GHz/W.
Originele taal-2Engels
Titel 2019 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT)
Plaats van productiePiscataway
UitgeverijInstitute of Electrical and Electronics Engineers
Aantal pagina's3
ISBN van elektronische versie978-1-7281-2496-4
DOI's
StatusGepubliceerd - aug. 2019
Evenement2019 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT) - Nanjing, China
Duur: 28 aug. 201930 aug. 2019

Congres

Congres2019 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT)
Land/RegioChina
StadNanjing
Periode28/08/1930/08/19

Vingerafdruk

Duik in de onderzoeksthema's van 'A 14-GHz 8-bit direct digital synthesizer in InP DHBT technology'. Samen vormen ze een unieke vingerafdruk.

Citeer dit