A 1.2V 55mW 12bits self-calibrated dual-residue analog to digital converter in 90 nm CMOS

Onderzoeksoutput: Hoofdstuk in Boek/Rapport/CongresprocedureConferentiebijdrageAcademicpeer review

3 Citaten (Scopus)

Samenvatting

This paper reports design, optimization, efficiency and measurement results of the 12 bits dual-residue multi-step A/D converter. The calibration procedure based on the steepest-descent estimation method is enhanced with dedicated embedded sensors, which register on-chip process parameter and temperature variations. The prototype A/D converter with performance of 68.6 dB SNDR, 70.3 dB SNR, 78.1 dB SFDR, 11.1 ENOB at 60 MS/s has been fabricated in standard single poly, six metal 90 nm CMOS, consumes only 55 mW and measures 0.75 mm2. The on-chip calibration logic occupies an area of 0.14 mm2 and consumes 11 mW of power.
Originele taal-2Engels
TitelInternational Symposium on Low Power Electronics and Design, ISLPED 2011, 1-3 August 2011, Fukuoka, Japan
Plaats van productiePiscataway
UitgeverijInstitute of Electrical and Electronics Engineers
Pagina's187-192
ISBN van geprinte versie978-1-61284-658-3
DOI's
StatusGepubliceerd - 2011
Evenementconference; ISLPED 2011; 2011-08-01; 2011-08-03 -
Duur: 1 aug 20113 aug 2011

Congres

Congresconference; ISLPED 2011; 2011-08-01; 2011-08-03
Periode1/08/113/08/11
AnderISLPED 2011

Vingerafdruk

Duik in de onderzoeksthema's van 'A 1.2V 55mW 12bits self-calibrated dual-residue analog to digital converter in 90 nm CMOS'. Samen vormen ze een unieke vingerafdruk.

Citeer dit