Samenvatting
This paper presents a co-design of a 10-bit SAR ADC and its front-end filter. Because the SAR ADC works as a discrete-time data converter, its input signal only needs to be accurate at its sampling moment. Therefore, the filter can be switched off in the ADC conversion phase to save power. To reduce the start-up time when the filter is activated again, a low-power auxiliary amplifier is used in the ADC conversion phase to maintain the filter output roughly. A 10-bit 10 MS/s SAR ADC with such a duty-cycled multiple feedback filter is fabricated in a 65 nm CMOS technology. The filter power has been reduced by 36% thanks to the proposed duty-cycled operation. The prototype achieves 8.3 ENOB and 59.3 dB SFDR at low input frequencies, and it has 40 dB suppression at the Nyquist input frequency, while consuming 91.1 µ W.
| Originele taal-2 | Engels |
|---|---|
| Titel | 2023 21st IEEE Interregional NEWCAS Conference (NEWCAS) |
| Uitgeverij | Institute of Electrical and Electronics Engineers |
| Pagina's | 1-5 |
| Aantal pagina's | 5 |
| ISBN van elektronische versie | 979-8-3503-0024-6 |
| DOI's | |
| Status | Gepubliceerd - 7 aug. 2023 |
| Evenement | 21st IEEE Interregional NEWCAS Conference, NEWCAS 2023 - Edinburgh, Verenigd Koninkrijk Duur: 26 jun. 2023 → 28 jun. 2023 |
Congres
| Congres | 21st IEEE Interregional NEWCAS Conference, NEWCAS 2023 |
|---|---|
| Land/Regio | Verenigd Koninkrijk |
| Stad | Edinburgh |
| Periode | 26/06/23 → 28/06/23 |
Financiering
This work with project number 16594 is financed by the Dutch Research Council (NWO).
| Financiers |
|---|
| Nederlandse Organisatie voor Wetenschappelijk Onderzoek |
Vingerafdruk
Duik in de onderzoeksthema's van 'A 10-bit 10 MS/s SAR ADC with Duty-Cycled Multiple Feedback Filter'. Samen vormen ze een unieke vingerafdruk.Citeer dit
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver