A 0.0013mm2 10b 10MS/s SAR ADC with a 0.0048mm2 42dB-rejection passive FIR filter

Onderzoeksoutput: Hoofdstuk in Boek/Rapport/CongresprocedureConferentiebijdrageAcademicpeer review

1 Citaat (Scopus)
6 Downloads (Pure)

Samenvatting

This work presents a small-size 10b 10MS/s SAR ADC with an integrated passive anti-aliasing filter, consuming 39.2μW overall in 65nm CMOS. A new DAC layout technique is used to achieve better matching without using area-expensive unit elements, resulting in a minimum ADC chip area of 36×36μm while achieving 9.18b ENOB. A 4× time-interleaved 15-tap passive FIR filter is implemented with switched-capacitors, realizing >42dB out-of-band rejection and 4× decimation, while occupying only 53× 90μm. Both components are not only small in chip area, but also offer competitive power-efficiency.

Originele taal-2Engels
Titel2019 IEEE Custom Integrated Circuits Conference, CICC 2019
Plaats van productiePiscataway
UitgeverijInstitute of Electrical and Electronics Engineers
Aantal pagina's4
ISBN van elektronische versie978-1-5386-9395-7
DOI's
StatusGepubliceerd - 1 apr. 2019
Evenement2019 IEEE Custom Integrated Circuits Conference, CICC 2019 - Austin, Verenigde Staten van Amerika
Duur: 14 apr. 201917 apr. 2019
Congresnummer: 40

Congres

Congres2019 IEEE Custom Integrated Circuits Conference, CICC 2019
Land/RegioVerenigde Staten van Amerika
StadAustin
Periode14/04/1917/04/19

Vingerafdruk

Duik in de onderzoeksthema's van 'A 0.0013mm2 10b 10MS/s SAR ADC with a 0.0048mm2 42dB-rejection passive FIR filter'. Samen vormen ze een unieke vingerafdruk.

Citeer dit