40 GHz clock recovery from 640 Gbit/s OTDM signal using SOA-based phase comparator

H.C.H. Mulvad; E. Tangdiongga; H. Waardt, de; H.J.S. Dorren

doi:10.1049/el:20083045

40 GHz clock recovery from 640 Gbit/s OTDM signal using SOA-based phase comparator

H.C.H. Mulvad, E. Tangdiongga, H. Waardt, de, H.J.S. Dorren

Onderzoeksoutput: Bijdrage aan tijdschrift › Tijdschriftartikel › Academic › peer review

20 Citaten (Scopus)

Samenvatting

A 40 GHz clock with low jitter is recovered from a 640 Gbit/s optical time-division multiplexed (OTDM), single-polarised, return-to-zero PRBS data signal. The clock recovery circuit is an injection-locked loop which contains a 40 GHz Gunn oscillator, a 40 GHz pulse source, and a semiconductor optical amplifier (SOA) assisted by a filtered chirp as optical phase comparator.

Originele taal-2	Engels
Pagina's (van-tot)	146-147
Aantal pagina's	2
Tijdschrift	Electronics Letters
Volume	44
Nummer van het tijdschrift	2
DOI's	https://doi.org/10.1049/el:20083045
Status	Gepubliceerd - 2008

Toegang tot document

10.1049/el:20083045

Citeer dit

@article{d91c0963bc4b422a865fe0882627abf3,

title = "40 GHz clock recovery from 640 Gbit/s OTDM signal using SOA-based phase comparator",

abstract = "A 40 GHz clock with low jitter is recovered from a 640 Gbit/s optical time-division multiplexed (OTDM), single-polarised, return-to-zero PRBS data signal. The clock recovery circuit is an injection-locked loop which contains a 40 GHz Gunn oscillator, a 40 GHz pulse source, and a semiconductor optical amplifier (SOA) assisted by a filtered chirp as optical phase comparator.",

author = "H.C.H. Mulvad and E. Tangdiongga and {Waardt, de}, H. and H.J.S. Dorren",

year = "2008",

doi = "10.1049/el:20083045",

language = "English",

volume = "44",

pages = "146--147",

journal = "Electronics Letters",

issn = "0013-5194",

publisher = "Institution of Engineering and Technology (IET)",

number = "2",

}

TY - JOUR

T1 - 40 GHz clock recovery from 640 Gbit/s OTDM signal using SOA-based phase comparator

AU - Mulvad, H.C.H.

AU - Tangdiongga, E.

AU - Waardt, de, H.

AU - Dorren, H.J.S.

PY - 2008

Y1 - 2008

N2 - A 40 GHz clock with low jitter is recovered from a 640 Gbit/s optical time-division multiplexed (OTDM), single-polarised, return-to-zero PRBS data signal. The clock recovery circuit is an injection-locked loop which contains a 40 GHz Gunn oscillator, a 40 GHz pulse source, and a semiconductor optical amplifier (SOA) assisted by a filtered chirp as optical phase comparator.

AB - A 40 GHz clock with low jitter is recovered from a 640 Gbit/s optical time-division multiplexed (OTDM), single-polarised, return-to-zero PRBS data signal. The clock recovery circuit is an injection-locked loop which contains a 40 GHz Gunn oscillator, a 40 GHz pulse source, and a semiconductor optical amplifier (SOA) assisted by a filtered chirp as optical phase comparator.

U2 - 10.1049/el:20083045

DO - 10.1049/el:20083045

M3 - Article

SN - 0013-5194

VL - 44

SP - 146

EP - 147

JO - Electronics Letters

JF - Electronics Letters

IS - 2

ER -

40 GHz clock recovery from 640 Gbit/s OTDM signal using SOA-based phase comparator

Samenvatting

Toegang tot document

Vingerafdruk

Citeer dit