30-GHz co-designed low-noise amplifier and antenna-on-chip for wireless applications

Zhe Chen; Qiang Liu; Bart Smolders; Peter Baltus; Hao Gao

doi:10.1109/RFIT.2019.8929159

30-GHz co-designed low-noise amplifier and antenna-on-chip for wireless applications

Zhe Chen
, Qiang Liu
, Bart Smolders
, Peter Baltus
, Hao Gao

Onderzoeksoutput: Hoofdstuk in Boek/Rapport/Congresprocedure › Conferentiebijdrage › Academic › peer review

10 Citaten (Scopus)

3 Downloads (Pure)

Samenvatting

This paper presents a 30-GHz co-design of a 28-dB high-gain low-noise amplifier (LNA) and a 54% high-efficiency monopole antenna-on-chip for 5G wireless applications. The LNA design is based on a two-stage differential cascode structure with inductive degeneration. The antenna design is a modified monopole structure to maximize the radiation efficiency. Both parts are integrated directly on the same silicon chip in a 0.25 µm SiGe BiCMOS technology. A co-design method is proposed according to various considerations and a compact matching network is implemented to achieve the optimal power and noise matching. The measurement results show a total gain of 27 dB of the complete system.

Originele taal-2	Engels
Titel	2019 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT)
Plaats van productie	Piscataway
Uitgeverij	Institute of Electrical and Electronics Engineers
Aantal pagina's	3
ISBN van elektronische versie	978-1-7281-2496-4
DOI's	https://doi.org/10.1109/RFIT.2019.8929159
Status	Gepubliceerd - aug. 2019
Evenement	2019 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT) - Nanjing, China Duur: 28 aug. 2019 → 30 aug. 2019

Congres

Congres	2019 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT)
Land/Regio	China
Stad	Nanjing
Periode	28/08/19 → 30/08/19

Toegang tot document

10.1109/RFIT.2019.8929159

Andere bestanden en links

Link to publication in Scopus

Citeer dit

@inproceedings{d90168678fa74966a530dfe8a96e9572,

title = "30-GHz co-designed low-noise amplifier and antenna-on-chip for wireless applications",

abstract = "This paper presents a 30-GHz co-design of a 28-dB high-gain low-noise amplifier (LNA) and a 54\% high-efficiency monopole antenna-on-chip for 5G wireless applications. The LNA design is based on a two-stage differential cascode structure with inductive degeneration. The antenna design is a modified monopole structure to maximize the radiation efficiency. Both parts are integrated directly on the same silicon chip in a 0.25 µm SiGe BiCMOS technology. A co-design method is proposed according to various considerations and a compact matching network is implemented to achieve the optimal power and noise matching. The measurement results show a total gain of 27 dB of the complete system.",

keywords = "antenna-on-chip (AoC), co-design, low-noise amplifier (LNA), millimeter wave (mm-wave)",

author = "Zhe Chen and Qiang Liu and Bart Smolders and Peter Baltus and Hao Gao",

year = "2019",

month = aug,

doi = "10.1109/RFIT.2019.8929159",

language = "English",

booktitle = "2019 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT)",

publisher = "Institute of Electrical and Electronics Engineers",

address = "United States",

note = "2019 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT) ; Conference date: 28-08-2019 Through 30-08-2019",

}

Chen, Z, Liu, Q, Smolders, B , Baltus, P & Gao, H 2019, 30-GHz co-designed low-noise amplifier and antenna-on-chip for wireless applications. in 2019 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT)., 8929159, Institute of Electrical and Electronics Engineers, Piscataway, 2019 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT), Nanjing, China, 28/08/19. https://doi.org/10.1109/RFIT.2019.8929159

30-GHz co-designed low-noise amplifier and antenna-on-chip for wireless applications. / Chen, Zhe; Liu, Qiang; Smolders, Bart et al.
2019 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT). Piscataway: Institute of Electrical and Electronics Engineers, 2019. 8929159.

Onderzoeksoutput: Hoofdstuk in Boek/Rapport/Congresprocedure › Conferentiebijdrage › Academic › peer review

TY - GEN

T1 - 30-GHz co-designed low-noise amplifier and antenna-on-chip for wireless applications

AU - Chen, Zhe

AU - Liu, Qiang

AU - Smolders, Bart

AU - Baltus, Peter

AU - Gao, Hao

PY - 2019/8

Y1 - 2019/8

N2 - This paper presents a 30-GHz co-design of a 28-dB high-gain low-noise amplifier (LNA) and a 54% high-efficiency monopole antenna-on-chip for 5G wireless applications. The LNA design is based on a two-stage differential cascode structure with inductive degeneration. The antenna design is a modified monopole structure to maximize the radiation efficiency. Both parts are integrated directly on the same silicon chip in a 0.25 µm SiGe BiCMOS technology. A co-design method is proposed according to various considerations and a compact matching network is implemented to achieve the optimal power and noise matching. The measurement results show a total gain of 27 dB of the complete system.

AB - This paper presents a 30-GHz co-design of a 28-dB high-gain low-noise amplifier (LNA) and a 54% high-efficiency monopole antenna-on-chip for 5G wireless applications. The LNA design is based on a two-stage differential cascode structure with inductive degeneration. The antenna design is a modified monopole structure to maximize the radiation efficiency. Both parts are integrated directly on the same silicon chip in a 0.25 µm SiGe BiCMOS technology. A co-design method is proposed according to various considerations and a compact matching network is implemented to achieve the optimal power and noise matching. The measurement results show a total gain of 27 dB of the complete system.

KW - antenna-on-chip (AoC)

KW - co-design

KW - low-noise amplifier (LNA)

KW - millimeter wave (mm-wave)

UR - https://www.scopus.com/pages/publications/85078014693

U2 - 10.1109/RFIT.2019.8929159

DO - 10.1109/RFIT.2019.8929159

M3 - Conference contribution

BT - 2019 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT)

PB - Institute of Electrical and Electronics Engineers

CY - Piscataway

T2 - 2019 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT)

Y2 - 28 August 2019 through 30 August 2019

ER -

30-GHz co-designed low-noise amplifier and antenna-on-chip for wireless applications

Samenvatting

Congres

Toegang tot document

Andere bestanden en links

Vingerafdruk

Citeer dit