Onderzoeksoutput per jaar
Onderzoeksoutput per jaar
Persoonlijk profiel
Academic background
Qilong Liu received the M.Sc. degree from Delft University of Technology, the Netherlands, in 2015. From 2016 he started to pursue the Ph.D. degree in Integrated Circuits Group at Eindhoven University of Technology, Eindhoven, the Netherlands. His research interests include high-speed data converters, beamforming systems, and wireline links.
Research profile
Qilong Liu is a PhD student in Wideband Data Converters Lab, which is part of the Integrated Circuits group. He is working on PEFERCT project, where his main goal is to design wideband power-efficient continuous-time ADCs. Besides his research, Qilong is also involved as a supervisor for the master projects.
Opleiding / Academische kwalificatie
Electrical engineering, Master, Microelectronics, Delft University of Technology
1 sep. 2012 → 1 mrt. 2015
Electrical engineering, Bachelor, Electronic since and technology, Tianjin University
1 sep. 2008 → 1 jul. 2012
Vingerafdruk
Verdiep u in de onderzoeksgebieden waarop Qilong Liu actief is. Deze onderwerplabels komen uit het werk van deze persoon. Samen vormen ze een unieke vingerafdruk.
- 1 Soortgelijke profielen
Samenwerkingen en hoofdonderzoeksgebieden uit de afgelopen vijf jaar
Recente externe samenwerking op landen-/regioniveau. Duik in de details door op de stippen te klikken of
-
A 7.3 mW 200 MHz-BW 4-element Passive-Beamforming Continuous-Time ΔΣ ADC with >30dB Spatial Interferer Suppression
Schalk, R., van Mourik, P., Liu, Q., Bajoria, S., Kong, W., Radulov, G. I. & Breems, L. J., 23 okt. 2024, 2024 IEEE European Solid-State Electronics Research Conference (ESSERC). Institute of Electrical and Electronics Engineers, blz. 641-644 4 blz. 10719548Onderzoeksoutput: Hoofdstuk in Boek/Rapport/Congresprocedure › Conferentiebijdrage › Academic › peer review
Open AccessBestand1 Citaat (Scopus)1 Downloads (Pure) -
A 158-mW 360-MHz BW 68-dB DR Continuous-Time 1-1-1 Filtering MASH ADC in 40-nm CMOS
Liu, Q. (Corresponding author), Breems, L. J., Bajoria, S., Bolatkale, M., Rutten, R. & Radulov, G., 1 dec. 2022, In: IEEE Journal of Solid-State Circuits. 57, 12, blz. 3781-3793 13 blz.Onderzoeksoutput: Bijdrage aan tijdschrift › Tijdschriftartikel › Academic › peer review
Open AccessBestand8 Citaten (Scopus)188 Downloads (Pure) -
A 5GS/s 360MHz-BW 68dB-DR Continuous-Time 1-1-1 Filtering MASH ΔΣ ADC in 40nm CMOS
Liu, Q., Breems, L., Zhang, C., Bajoria, S., Bolatkale, M., Rutten, R. & Radulov, G., 17 mrt. 2022, 2022 IEEE International Solid-State Circuits Conference (ISSCC 2022). Institute of Electrical and Electronics Engineers, blz. 414-416 3 blz. 9731789Onderzoeksoutput: Hoofdstuk in Boek/Rapport/Congresprocedure › Conferentiebijdrage › Academic › peer review
11 Citaten (Scopus)13 Downloads (Pure) -
A 6GS/s 0.5GHz BW continuous-time 2-1-1 MASH ΔΣ modulator with phase-boosted current-mode ELD compensation in 40nm CMOS
Zhang, C., Breems, L., Liu, Q., Radulov, G., Bolatkale, M., Bajoria, S., Rutten, R. & Van Roermund, A. H. M., 26 okt. 2021, ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference (ESSCIRC). Institute of Electrical and Electronics Engineers, blz. 491-494 4 blz. 9567777Onderzoeksoutput: Hoofdstuk in Boek/Rapport/Congresprocedure › Conferentiebijdrage › Academic › peer review
7 Citaten (Scopus) -
Analysis of the inter-stage signal leakage in wide BW low OSR and high DR CT MASH ΔΣM
Liu, Q., Breems, L. J., Bajoria, S., Bolatkale, M., Zhang, C. & Radulov, G. I., 28 sep. 2020, 2020 IEEE International Symposium on Circuits and Systems, ISCAS 2020 - Proceedings. Institute of Electrical and Electronics Engineers, 5 blz. 9180951Onderzoeksoutput: Hoofdstuk in Boek/Rapport/Congresprocedure › Conferentiebijdrage › Academic › peer review
7 Citaten (Scopus)2 Downloads (Pure)