Testing block synchronous digital circuits
: clock system analysis and test scheduling

  • H.G.H. Vermeulen

Student thesis: Master

Abstract

Date of Award31 Aug 1997
Original languageEnglish
SupervisorPaul Merkus (External coach) & M.T.M. Segers (Supervisor 1)

Cite this

'