Power estimation in logic circuits using activity simulation

  • M.B. Hijdra

Student thesis: Master

Date of Award31 Oct 1995
Original languageEnglish
SupervisorM.R.C.M. Berkelaar (Supervisor 1)

Cite this

'