Skip to main navigation
Skip to search
Skip to main content
Research portal Eindhoven University of Technology Home
Help & FAQ
English
Nederlands
Home
Researchers
Research output
Organisational Units
Activities
Projects
Prizes
Press/Media
Facility/Lab/Equipment
Datasets
Courses
Research areas
Student theses
Search by expertise, name or affiliation
Phase noise modelling of a PLL at 900 MHz using HDL-A
M.A.H. Vogels
Electrical Engineering
Student thesis
:
Master
Date of Award
31 Aug 1997
Original language
English
Supervisor
W.M.G. van Bokhoven (Supervisor 1)
Cite this
Standard
Phase noise modelling of a PLL at 900 MHz using HDL-A
Vogels, M. A. H. (Author).
31 Aug 1997
Student thesis
:
Master
Documents
full text
File
:
application/pdf, 1.78 MB
Type
:
Thesis