On-Chip Pseudo-Random Test-Vector Generation for High Symbol Rate Digital Transmitters in 22nm FDSOI

Student thesis: Master

Date of Award21 Aug 2024
Original languageEnglish
SupervisorGeorgi I. Radulov (Supervisor 1)

Cite this

'