Skip to main navigation
Skip to search
Skip to main content
Research portal Eindhoven University of Technology Home
Help & FAQ
English
Nederlands
Home
Researchers
Research output
Organisational Units
Activities
Projects
Prizes
Press/Media
Facilities / Equipment
Datasets
Courses
Research areas
Student theses
Search by expertise, name or affiliation
Gate array placement by stimulated annealing
R.J. Jongen
Electrical Engineering
Student thesis
:
Master
Date of Award
30 Nov 1985
Original language
English
Supervisor
J.A.G. Jess (Supervisor 1)
Cite this
Standard
Gate array placement by stimulated annealing
Jongen, R. J. (Author).
30 Nov 1985
Student thesis
:
Master
Documents
full text
File
:
application/pdf, 2.23 MB
Type
:
Thesis